


ATUM A5 Board

User manual



FPGA

Contents

Chapter 1	Overview	5
1.1	General Description	5
1.2	Board Layout.....	6
1.3	Key Features.....	6
1.4	Block Diagram.....	8
1.5	Mechanical Specifications	8
Chapter 2	Board Component	10
2.1	Configuration Interface	10
2.2	Setup and Status Components	14
2.3	Reset Devices	21
2.4	Clock Circuit.....	23
2.5	General User I/O	25
2.6	2x20 GPIO Expansion Header	28
2.7	Micro SD Card and eMMC	30
2.8	FMC+ Connector.....	32
2.9	USB to UART	49
2.10	DDR4 SDRAM	51



2.11	USB.....	58
2.12	Gigabit Ethernet.....	60
2.13	2x6 GPIO Header.....	64
2.14	QSFP+ Port.....	65
2.15	HDMI Output Port.....	68
2.16	MIPI Connector	70
2.17	PCI Express	73
Chapter 3	<i>Dashboard GUI</i>	76
3.1	Setup for the Dashboard GUI.....	76
3.2	Run Dashboard GUI.....	78
Chapter 4	<i>Install Driver for the Board</i>	88
4.1	Install USB Blaster III and USB to UART Driver.....	88
Chapter 5	<i>Programming QSPI Flash</i>	91
5.1	Programming Flow	91
5.2	Programming Steps with Batch Files	92
5.3	Programming Steps with Quartus GUI	95
Chapter 6	<i>Additional Information</i>	105
6.1	Getting Help	105

Chapter 1

Overview

This chapter provides an overview of the Atum A5 Development Kit and installation guide.

1.1 General Description

The Atum A5 Development Kit is Terasic's first development kit in the Altera® Agilex™ 5 FPGA portfolio. Powered by the largest Agilex® 5 SoC FPGA with 656K LEs, the Atum A5 Development Kit is an out-of-the-box platform for advanced AI and vision application development.

With a rich set of interfaces ranging from 2.5G Ethernet, high-speed DDR4, QSFP+, PCIe Gen 3x4, FMC+ connectors, to MIPI connector and HDMI, the Atum A5 excels in a wide range of applications, including industrial networking, AI, embedded vision, medical and healthcare, video applications, and various other I/O expansion and high-speed applications!




Figure 1-1 Atum A5 board

1.2 Board Layout

The figures below depict the layout of the board and indicate the location of the connectors and key components.




Figure 1-2 Atum A5 board top

1.3 Key Features

The following hardware is implemented on the Atum A5 board:

■ FPGA Device

- Altera® AgilEx™ 5 SoC FPGA : [Rev.C1: A5ED065BB32AE4S](#)
[Rev.C: A5ED065BB32AE4SR0](#)
 - 650K logic elements (LEs)
 - 31.46 Mbits embedded memory(M20K)
 - 24 transceivers (up to 17.16Gbps)
 - 11,520 18-bit x 19-bit multipliers

- 1692 DSP blocks
- MIPI D-PHY v2.5

■ FPGA Configuration

- On-Board USB Blaster III (UB3) for FPGA programming and Debug
- Support ASx4 Configure Mode with 512Mbits QSPI Flash

■ FPGA Fabric

- HDMI Output Port (Support 1080P)
- DDR4-A: 4GB DDR4 with 32-bit data bus (no ECC). Shared with HPS
- DDR4-B: 4GB DDR4 with 32-bit data bus (no ECC)
- One FMC+ connector with 12 transceivers
- One QSFP+ Port for 40 GbE network interface
- One 2.5G Ethernet Port
- Two 2-lane MIPI Connectors for Camera/Display
- One PCIe Cabling Gen3 x4 Socket
- One 3.3V 2x20 DE-GPIO Header
- One 3.3V 2x6 TMD Header
- User LED x4, Button x4, DIP Switch x4

■ HPS(Hard Processor System) Fabric

- MicroSD Socket and 8GB eMMC
- DDR4-A: 4GB DDR4 with 32-bit data bus (no ECC). Shared with FPG A
- Gigabit Ethernet PHY + RJ45
- USB 3.1 Gen1 (5Gbps; use 1 transceiver) with USB Type-C connector
- UART to USB Port (Via UB3 circuit)
- LED x1, Button x1, Cold Reset Button
- One 3.3V 2x6 GPIO Header. Including One I2C Bus

■ Dashboard System

- Power Monitor
- Temperature Monitor

- Auto Fan Control

1.4 Block Diagram

Figure 1-3 shows the block diagram of the Atum A5 board. To provide maximum flexibility for the users, all key components are connected to the Agilex® SoC FPGA device. Thus, users can configure the FPGA to implement any system design.




Figure 1-3 Block diagram of the Atum A5 board

1.5 Mechanical Specifications

Figure 1-4 shows the Mechanical Layout of Atum A5 board. The unit of the Mechanical Layout is millimeter (mm).




Figure 1-4 Mechanical layout

Chapter 2

Board Component

This chapter introduces all the important components on the Atum A5.

2.1 Configuration Interface

This section describes the configuration mode for Agilex SoC FPGA available on the Atum A5. The peripheral circuits and usage scenarios for each mode will be listed.

As shown in **Figure 2-1**, the mode select pin of the FPGA on the Atum A5 board has been set to **Active Serial (AS) Fast mode** using **FPGA Configure Setup Switch (SW4)**, For detailed information about SW4, please refer to section 2.2 : *FPGA Configure Setup Switch* part. Thus, the Atum A5 board supports the following configuration modes:

- JTAG Mode (Configure FPGA using the onboard USB Blaster IIII).
- Active Serial (AS) Fast mode

Users can use these modes to configure the FPGA or HPS (Hardware Process System) fabric in the Agilex SoC FPGA and make the FPGA to run the user's logic or boot the HPS to run the OS.

Below we will introduce more detailed information of AS mode, as well as other configuration information.




Figure 2-1 The MSEL pin setting

■ Active Serial (Fast) mode

In AS mode, the FPGA's configuration file is stored in the QSPI flash. The Secure Device Manager (SDM) in Agilex SoC FPGA is responsible for the entire AS mode process and interface. The SDM loads initial configuration firmware from QSPI flash to configure the FPGA's I/O and core fabric. HPS part of the boot can also be completed in this mode. **Figure 2-2** shows the architecture of the AS mode of the Atum A5 board.




Figure 2-2 AS mode for the Atum A5 board

For more information on the configuration of Agilex SoC FPGAs, please refer to the file: [Device Configuration User Guide: Agilex™ 5 FPGAs and SoCs](#)

■ SoC FPGA boot

The boot process for Agilex SoC FPGA can be divided into two different methods:

- FPGA Configuration First Mode
- HPS Boot First Mode

The difference between the two methods is the initial difference between HPS and FPGA fabric after powering on. More details can be found in the user documentation: [Hard Processor System Booting User Guide: Agilex 5 SoCs](#).

The factory setting of the SoC boot of the Atum A5 board is the **FPGA Configuration First Mode**. The architecture is shown in the **Figure 2-3**. Two storage mediums are used. The system needs QSPI flash on Atum A5 as SDM flash for booting.




Figure 2-3 FPGA Configuration First Dual SDM and HPS Flash

The QSPI flash memory has the following boot data for the first part of the SoC FPGA configuration:

- Configuration firmware for the SDM
- FPGA I/O and HPS external memory interface (EMIF) I/O configuration data
- FPGA core configuration data
- HPS First-Stage Boot Loader(FSBL) code and FSBL hardware handoff binary data

Meanwhile, Terasic provides the micro SD card with built-in image data as HPS flash, which is used for HPS boot in the later part. The micro SD card stores the following data:

- Second-Stage Boot Loader(SSBL)
- Kernel Image and Device Tree Blob(DTB)
- Operating System

The factory SoC boot process of Atum A5 is summarized as follows:

When the Atum A5 board is powered on, the SDM will read the configuration firmware and complete SDM initial form the QSPI flash according to the MSEL pin setting. Then, the SDM will configure the FPGA I/O and core (full configuration).

After the FPGA is first configured, SDM continues to load the FSBL(First-Stage Boot Loader) from the QSPI flash and transfer it to the HPS on-chip RAM, and releases the HPS reset to let the HPS start using the FSBL hardware handoff file to setup the clocks, HPS dedicated I/Os, and peripherals.

The FSBL then loads the SSBL(Second-Stage Boot Loader) from the Micro SD Card into HPS SDRAM and passes the control to the SSBL. The SSBL enables more advanced peripherals and loads OS into SDRAM.

Finally, the OS boots and applications are scheduled for runtime launch.

■ JTAG Programming

The JTAG interface of the Atum A5 is mainly implemented by the USB Blaster III circuit on the board. For programming by on-board USB Blaster III, the following procedures show how to download a configuration bit stream into the Agilex SoC FPGA:

- Make sure that power is provided to the FPGA board
- Connect your PC to the FPGA board using a micro-USB cable and make sure the USB Blaster III driver is installed on the PC.
- Launch Quartus Prime programmer and make sure the USB Blaster III is detected.
- In Quartus Prime Programmer, add the configuration bit stream file (.sof), check the associated “Program/Configure” item, and click “Start” to start FPGA programming.

2.2 Setup and Status Components

This section will introduce the use of the switch for setup on the Atum A5 board, as well as a description of the various status LEDs.

■ Status LED

The FPGA development board includes board-specific status LEDs to indicate board status, including a RGB LED (JTAG_Blaster_LED) for the USB Blaster III. Please refer to **Table 2-1** and **Table 2-2** for the description of the LED indicators. **Figure 2-4** shows the location of all these status LEDs




Figure 2-4 Position of the status LED

Table 2-1 Status LED

Board Reference	LED Name	Description
D11	FAN(FAN_ALERT)	Illuminates when the fan is abnormal, such as when the fan speed is different from expected
D9	12V(12-V Power)	Illuminates when 12-V power is active.
D10	3.3V(3.3-V Power)	Illuminates when 3.3-V power is active.

D8	POWER_LEDG	Illuminates when the 3.3V power good and power sequence process finished.
D7	POWER_LEDR	<ol style="list-style-type: none"> 1. Illuminates when the 3.3V power abnormal or power sequence process failed. 2. LED will blink when the following situations occur: (i) the FPGA temperature on the board temperature exceeds 95 degrees. (ii) the power consumption exceeds 160W. (iii) when the current of VCC_CORE exceeds 100A. Also, all the power of the FPGA will be cut off when this LED is blinking.

Table 2-2 JTAG blaster LED status

Color	Meaning
Off	No power / not connected / suspend mode
Blue	Connected, not in use
Green	Connected, an application is using JTAG, no traffic
Green flickering	Connected, data is moving through the JTAG interface
Purple flashing	Identify function has been triggered on this cable

■ FPGA Configure Setup Switch

The **SW4** switch (see [Figure 2-6](#)) are used to specify the configuration mode of the FPGA. As currently only AS Fast and JTAG mode are supported. If SW4 is set to AS fast mode. When the board power up, the Secure Device Manager (SDM) in the FPGA will boot from the Quad SPI flash.




Figure 2-5 Position of slide switch SW4 for FPGA Configuration Mode

Table 2-3 MSEL Settings for supported configuration Scheme of the board

FPGA Configuration Mode	MSEL2	MSEL1	MSEL0
AS Fast (Default)	0	0	1
JTAG	1	1	1

■ FMC+ and HPS JTAG Interface Switch

The JTAG interface switch **SW31** is to set whether the JTAG interface of the FMC + connector is connected to the JTAG chain in the Atum A5 board. The FMC+ connector will **not** be included in the JTAG chain if the switch is set to **ON** position (See **Figure 2-6**). **Table 2-4** lists the setting of the SW31. Note, if the user turns the position on SW31 to the OFF position, but does not connect the JTAG device on the FMC+ connector. The JTAG chain on the Atum A5 board will not be able to form a closed loop and Quartus will not be able to detect the FPGA device.




Figure 2-6 Position of slide switches SW31

Table 2-4 SW31 setting

Board Reference	Signal Name	Description	Default
SW31.1	HPS_JTAG_BYPASS_n	ON : Bypass the JTAG interface of the HPS connector into the JTAG chain OFF : Enable the JTAG interface of the HPS connector into the JTAG chain	ON
SW31.2	FMCP_JTAG_BYPASS_n	ON : Bypass the JTAG interface of the FMC+ connector into the JTAG chain OFF : Enable the JTAG interface of the FMC+ connector into the JTAG chain	ON

■ SDMMC Bus Device Select Switch

The board provides Micro SD Card and on-board eMMC interface for HPS fabric in the FPGA. Users can choose one of them for HPS boot/data/system storage. The switch **SW27** on the board can help the user select which device (Micro SD Card or eMMC) will be used for HPS fabric. **Figure 2-7** shows the position of the SW27. **Table 2-5** list the setting for the JP1




Figure 2-7 Position of slide switches SW27

Table 2-5 SW27 setting

Board Reference	Signal Name	Description	Default
SW27	EMMC_SEL	ON : Select SD Card as the storage device for HPS fabric. OFF : Select eMMC as the storage device for HPS fabric	ON

■ Ethernet PHY_ADR Setting Switch

The **SW26** switches are used to set bit4~2 of the PHY address(**PHYAD[4:2]**) for the 2.5G Ethernet PHY (Marvell 88E2110). SW26 has a total of four switches, each switch represents a group of PHYAD [4:2] setting value. **Note that only one switch can be set to the on position at a time.** Figure 2-8 shows the position of this switch on the board. Table 2-6 list the setting for each switch.




Figure 2-8 Position of slide switches SW26

Table 2-6 SW26 setting

Board Reference	Description	Default
SW26.1	ON : Selects 000 for PHYAD[4:2] OFF : Deselect 000 for PHYAD[4:2]	ON
SW26.2	ON : Selects 001 for PHYAD[4:2] OFF : Deselect 001 for PHYAD[4:2]	OFF
SW26.3	ON : Selects 010 for PHYAD[4:2] OFF : Deselect 010 for PHYAD[4:2]	OFF
SW26.4	ON : Selects 111 for PHYAD[4:2] OFF : Deselect 111 for PHYAD[4:2]	OFF


■ FMC+ HAB VCCIO Select Header

Some of the FPGA pin's I/O standard connected with the HPC (High Pin Count) part of the **FMC+ connector** can be set to voltages: 1.2V or 1.3V (See **Figure 2-9** and **Table 2-7**). This DIFF IO can be achieved because the VCCIO power pin of the FPGA bank where these FPGA I/Os are located can adjust the input voltage through the 3 pin header (**JP1**). **Figure 2-10** shows the position of the JP1. **Table 2-8** list the setting for the JP1, user can short 2 pins of the header to modify the voltage level of the VCCIO_FMCP_HAB.

VCCIO = VCCIO_FMCP_HAB (1.2V or 1.3V)

BANK 2A1		BANK 2A2		BANK 2A3		BANK 2A4	
FMCP_HA_18	C489	IOB, DIFF_IO_2A_T1N, DQ0	I/O Lane 7				
FMCP_HA_19	C490	IOB, DIFF_IO_2A_T1P, DQ0					
FMCP_HA_20	C491	IOB, DIFF_IO_2A_T2N, DQ0					
FMCP_HA_21	C492	IOB, DIFF_IO_2A_T2P, DQ0					
FMCP_HA_22	C493	IOB, DIFF_IO_2A_T3N, DQ0					
FMCP_HA_23	C494	IOB, DIFF_IO_2A_T3P, DQ0					
FMCP_HA_24	C495	IOB, DIFF_IO_2A_T4N, DQ0					
FMCP_HA_25	C496	IOB, DIFF_IO_2A_T4P, DQ0					
FMCP_HA_26	C497	IOB, DIFF_IO_2A_T5N, DQ0					
FMCP_HA_27	C498	IOB, DIFF_IO_2A_T5P, DQ0					
FMCP_HA_28	C499	IOB, DIFF_IO_2A_T6N, DQ0					
FMCP_HA_29	C500	IOB, DIFF_IO_2A_T6P, DQ0					
FMCP_HA_30	C501	IOB, DIFF_IO_2A_T7N, DQ0					
FMCP_HA_31	C502	IOB, DIFF_IO_2A_T7P, DQ0					
FMCP_HA_32	C503	IOB, DIFF_IO_2A_T8N, DQ0					
FMCP_HA_33	C504	IOB, DIFF_IO_2A_T8P, DQ0					
FMCP_HA_34	C505	IOB, DIFF_IO_2A_T9N, DQ0					
FMCP_HA_35	C506	IOB, DIFF_IO_2A_T9P, DQ0					
FMCP_HA_36	C507	IOB, DIFF_IO_2A_T10N, DQ0					
FMCP_HA_37	C508	IOB, DIFF_IO_2A_T10P, DQ0					
FMCP_HA_38	C509	IOB, DIFF_IO_2A_T11N, DQ0					
FMCP_HA_39	C510	IOB, DIFF_IO_2A_T11P, DQ0					
FMCP_HA_40	C511	IOB, DIFF_IO_2A_T12N, DQ0					
FMCP_HA_41	C512	IOB, DIFF_IO_2A_T12P, DQ0					
FMCP_HA_42	C513	IOB, DIFF_IO_2A_T13N, DQ0					
FMCP_HA_43	C514	IOB, DIFF_IO_2A_T13P, DQ0					
FMCP_HA_44	C515	IOB, DIFF_IO_2A_T14N, DQ0					
FMCP_HA_45	C516	IOB, DIFF_IO_2A_T14P, DQ0					
FMCP_HA_46	C517	IOB, DIFF_IO_2A_T15N, DQ0					
FMCP_HA_47	C518	IOB, DIFF_IO_2A_T15P, DQ0					
FMCP_HA_48	C519	IOB, DIFF_IO_2A_T16N, DQ0					
FMCP_HA_49	C520	IOB, DIFF_IO_2A_T16P, DQ0					
FMCP_HA_50	C521	IOB, DIFF_IO_2A_T17N, DQ0					
FMCP_HA_51	C522	IOB, DIFF_IO_2A_T17P, DQ0					
FMCP_HA_52	C523	IOB, DIFF_IO_2A_T18N, DQ0					
FMCP_HA_53	C524	IOB, DIFF_IO_2A_T18P, DQ0					
FMCP_HA_54	C525	IOB, DIFF_IO_2A_T19N, DQ0					
FMCP_HA_55	C526	IOB, DIFF_IO_2A_T19P, DQ0					
FMCP_HA_56	C527	IOB, DIFF_IO_2A_T20N, DQ0					
FMCP_HA_57	C528	IOB, DIFF_IO_2A_T20P, DQ0					
FMCP_HA_58	C529	IOB, DIFF_IO_2A_T21N, DQ0					
FMCP_HA_59	C530	IOB, DIFF_IO_2A_T21P, DQ0					
FMCP_HA_60	C531	IOB, DIFF_IO_2A_T22N, DQ0					
FMCP_HA_61	C532	IOB, DIFF_IO_2A_T22P, DQ0					
FMCP_HA_62	C533	IOB, DIFF_IO_2A_T23N, DQ0					
FMCP_HA_63	C534	IOB, DIFF_IO_2A_T23P, DQ0					
FMCP_HA_64	C535	IOB, DIFF_IO_2A_T24N, DQ0					
FMCP_HA_65	C536	IOB, DIFF_IO_2A_T24P, DQ0					
FMCP_HA_66	C537	IOB, DIFF_IO_2A_T25N, DQ0					
FMCP_HA_67	C538	IOB, DIFF_IO_2A_T25P, DQ0					
FMCP_HA_68	C539	IOB, DIFF_IO_2A_T26N, DQ0					
FMCP_HA_69	C540	IOB, DIFF_IO_2A_T26P, DQ0					
FMCP_HA_70	C541	IOB, DIFF_IO_2A_T27N, DQ0					
FMCP_HA_71	C542	IOB, DIFF_IO_2A_T27P, DQ0					
FMCP_HA_72	C543	IOB, DIFF_IO_2A_T28N, DQ0					
FMCP_HA_73	C544	IOB, DIFF_IO_2A_T28P, DQ0					
FMCP_HA_74	C545	IOB, DIFF_IO_2A_T29N, DQ0					
FMCP_HA_75	C546	IOB, DIFF_IO_2A_T29P, DQ0					
FMCP_HA_76	C547	IOB, DIFF_IO_2A_T30N, DQ0					
FMCP_HA_77	C548	IOB, DIFF_IO_2A_T30P, DQ0					
FMCP_HA_78	C549	IOB, DIFF_IO_2A_T31N, DQ0					
FMCP_HA_79	C550	IOB, DIFF_IO_2A_T31P, DQ0					
FMCP_HA_80	C551	IOB, DIFF_IO_2A_T32N, DQ0					
FMCP_HA_81	C552	IOB, DIFF_IO_2A_T32P, DQ0					
FMCP_HA_82	C553	IOB, DIFF_IO_2A_T33N, DQ0					
FMCP_HA_83	C554	IOB, DIFF_IO_2A_T33P, DQ0					
FMCP_HA_84	C555	IOB, DIFF_IO_2A_T34N, DQ0					
FMCP_HA_85	C556	IOB, DIFF_IO_2A_T34P, DQ0					
FMCP_HA_86	C557	IOB, DIFF_IO_2A_T35N, DQ0					
FMCP_HA_87	C558	IOB, DIFF_IO_2A_T35P, DQ0					
FMCP_HA_88	C559	IOB, DIFF_IO_2A_T36N, DQ0					
FMCP_HA_89	C560	IOB, DIFF_IO_2A_T36P, DQ0					
FMCP_HA_90	C561	IOB, DIFF_IO_2A_T37N, DQ0					
FMCP_HA_91	C562	IOB, DIFF_IO_2A_T37P, DQ0					
FMCP_HA_92	C563	IOB, DIFF_IO_2A_T38N, DQ0					
FMCP_HA_93	C564	IOB, DIFF_IO_2A_T38P, DQ0					
FMCP_HA_94	C565	IOB, DIFF_IO_2A_T39N, DQ0					
FMCP_HA_95	C566	IOB, DIFF_IO_2A_T39P, DQ0					
FMCP_HA_96	C567	IOB, DIFF_IO_2A_T40N, DQ0					
FMCP_HA_97	C568	IOB, DIFF_IO_2A_T40P, DQ0					
FMCP_HA_98	C569	IOB, DIFF_IO_2A_T41N, DQ0					
FMCP_HA_99	C570	IOB, DIFF_IO_2A_T41P, DQ0					
FMCP_HA_100	C571	IOB, DIFF_IO_2A_T42N, DQ0					
FMCP_HA_101	C572	IOB, DIFF_IO_2A_T42P, DQ0					
FMCP_HA_102	C573	IOB, DIFF_IO_2A_T43N, DQ0					
FMCP_HA_103	C574	IOB, DIFF_IO_2A_T43P, DQ0					
FMCP_HA_104	C575	IOB, DIFF_IO_2A_T44N, DQ0					
FMCP_HA_105	C576	IOB, DIFF_IO_2A_T44P, DQ0					
FMCP_HA_106	C577	IOB, DIFF_IO_2A_T45N, DQ0					
FMCP_HA_107	C578	IOB, DIFF_IO_2A_T45P, DQ0					
FMCP_HA_108	C579	IOB, DIFF_IO_2A_T46N, DQ0					
FMCP_HA_109	C580	IOB, DIFF_IO_2A_T46P, DQ0					
FMCP_HA_110	C581	IOB, DIFF_IO_2A_T47N, DQ0					
FMCP_HA_111	C582	IOB, DIFF_IO_2A_T47P, DQ0					
FMCP_HA_112	C583	IOB, DIFF_IO_2A_T48N, DQ0					
FMCP_HA_113	C584	IOB, DIFF_IO_2A_T48P, DQ0					
FMCP_HA_114	C585	IOB, DIFF_IO_2A_T49N, DQ0					
FMCP_HA_115	C586	IOB, DIFF_IO_2A_T49P, DQ0					
FMCP_HA_116	C587	IOB, DIFF_IO_2A_T50N, DQ0					
FMCP_HA_117	C588	IOB, DIFF_IO_2A_T50P, DQ0					
FMCP_HA_118	C589	IOB, DIFF_IO_2A_T51N, DQ0					
FMCP_HA_119	C590	IOB, DIFF_IO_2A_T51P, DQ0					
FMCP_HA_120	C591	IOB, DIFF_IO_2A_T52N, DQ0					
FMCP_HA_121	C592	IOB, DIFF_IO_2A_T52P, DQ0					
FMCP_HA_122	C593	IOB, DIFF_IO_2A_T53N, DQ0					
FMCP_HA_123	C594	IOB, DIFF_IO_2A_T53P, DQ0					
FMCP_HA_124	C595	IOB, DIFF_IO_2A_T54N, DQ0					
FMCP_HA_125	C596	IOB, DIFF_IO_2A_T54P, DQ0					
FMCP_HA_126	C597	IOB, DIFF_IO_2A_T55N, DQ0					
FMCP_HA_127	C598	IOB, DIFF_IO_2A_T55P, DQ0					
FMCP_HA_128	C599	IOB, DIFF_IO_2A_T56N, DQ0					
FMCP_HA_129	C600	IOB, DIFF_IO_2A_T56P, DQ0					
FMCP_HA_130	C601	IOB, DIFF_IO_2A_T57N, DQ0					
FMCP_HA_131	C602	IOB, DIFF_IO_2A_T57P, DQ0					
FMCP_HA_132	C603	IOB, DIFF_IO_2A_T58N, DQ0					
FMCP_HA_133	C604	IOB, DIFF_IO_2A_T58P, DQ0					
FMCP_HA_134	C605	IOB, DIFF_IO_2A_T59N, DQ0					
FMCP_HA_135	C606	IOB, DIFF_IO_2A_T59P, DQ0					
FMCP_HA_136	C607	IOB, DIFF_IO_2A_T60N, DQ0					
FMCP_HA_137	C608	IOB, DIFF_IO_2A_T60P, DQ0					
FMCP_HA_138	C609	IOB, DIFF_IO_2A_T61N, DQ0					
FMCP_HA_139	C610	IOB, DIFF_IO_2A_T61P, DQ0					
FMCP_HA_140	C611	IOB, DIFF_IO_2A_T62N, DQ0					
FMCP_HA_141	C612	IOB, DIFF_IO_2A_T62P, DQ0					
FMCP_HA_142	C613	IOB, DIFF_IO_2A_T63N, DQ0					
FMCP_HA_143	C614	IOB, DIFF_IO_2A_T63P, DQ0					
FMCP_HA_144	C615	IOB, DIFF_IO_2A_T64N, DQ0					
FMCP_HA_145	C616	IOB, DIFF_IO_2A_T64P, DQ0					
FMCP_HA_146	C617	IOB, DIFF_IO_2A_T65N, DQ0					
FMCP_HA_147	C618	IOB, DIFF_IO_2A_T65P, DQ0					
FMCP_HA_148	C619	IOB, DIFF_IO_2A_T66N, DQ0					
FMCP_HA_149	C620	IOB, DIFF_IO_2A_T66P, DQ0					
FMCP_HA_150	C621	IOB, DIFF_IO_2A_T67N, DQ0					
FMCP_HA_151	C622	IOB, DIFF_IO_2A_T67P, DQ0					
FMCP_HA_152	C623	IOB, DIFF_IO_2A_T68N, DQ0					
FMCP_HA_153	C624	IOB, DIFF_IO_2A_T68P, DQ0					
FMCP_HA_154	C625	IOB, DIFF_IO_2A_T69N, DQ0					
FMCP_HA_155	C626	IOB, DIFF_IO_2A_T69P, DQ0					
FMCP_HA_156	C627	IOB, DIFF_IO_2A_T70N, DQ0					
FMCP_HA_157	C628	IOB, DIFF_IO_2A_T70P, DQ0					
FMCP_HA_158	C629	IOB, DIFF_IO_2A_T71N, DQ0					
FMCP_HA_159	C630	IOB, DIFF_IO_2A_T71P, DQ0					
FMCP_HA_160	C631	IOB, DIFF_IO_2A_T72N, DQ0					
FMCP_HA_161	C632	IOB, DIFF_IO_2A_T72P, DQ0					
FMCP_HA_162	C633	IOB, DIFF_IO_2A_T73N, DQ0					
FMCP_HA_163	C634	IOB, DIFF_IO_2A_T73P, DQ0					
FMCP_HA_164	C635	IOB, DIFF_IO_2A_T74N, DQ0					
FMCP_HA_165	C636	IOB, DIFF_IO_2A_T74P, DQ0					
FMCP_HA_166	C637	IOB, DIFF_IO_2A_T75N, DQ0					
FMCP_HA_167	C638	IOB, DIFF_IO_2A_T75P, DQ0					
FMCP_HA_168	C639	IOB, DIFF_IO_2A_T76N, DQ0					
FMCP_HA_169	C640	IOB, DIFF_IO_2A_T76P, DQ0					
FMCP_HA_170	C641	IOB, DIFF_IO_2A_T77N, DQ0					
FMCP_HA_171	C642	IOB, DIFF_IO_2A_T77P, DQ0					
FMCP_HA_172	C643	IOB, DIFF_IO_2A_T78N, DQ0					
FMCP_HA_173	C644	IOB, DIFF_IO_2A_T78P, DQ0					
FMCP_HA_174	C645	IOB, DIFF_IO_2A_T79N, DQ0					

FMCP_SYNC_M2C_n



FMC+ HAB I/O
VCCIO Select
Header

Figure 2-10 FMC+ HAB I/O standard setting headers

Table 2-8 JP1 Setting for FMC+ I/O standard

JP3 Setting	FMC I/O Standard
	1.2V (Default)
	1.3V

2.3 Reset Devices

The board provides 3 reset buttons for different system reset situations (see **Figure 2-11**). These buttons can reset FPGA, System MAX, HPS and FPGA respectively. Please refer to the following **Table 2-9** for details.




Figure 2-11 Rest devices of the board

Table 2-9 Reset Devices Pin Assignments, Schematic Signal Names, and Functions

Part Number	Schematic Signal Name	I/O Standard	FPGA Pin Number	Application
PB6	CPU_RESET_n	3.3-V LVC MOS	PIN_BF104	This button can be used for rest FPGA (Need user setting or logic)
PB5	MAX_RESET_n	--	--	For resetting System MAX10
PB7	HPS_COLD_RESET_N	--	--	For resetting System HPS fabric

2.4 Clock Circuit

The development board includes a 50 MHz TCXO, a 125 MHz OSC, a 150MHz OSC and two programmable clock generators. **Figure 2-12** shows the default frequencies of on-board all external clocks going to the Agilex SoC FPGA.




Figure 2-12 Clock circuit of the FPGA Board

A clock buffer is used to duplicate the 50 MHz TCXO output clock, so there are three 50MHz clocks fed into different FPGA banks.

One of the programming clock generator (Si5391B) with ultra low-jitter clock outputs are used to provide special and high-quality clock signals for high-speed transceivers. Through I2C serial interface, the clock generator controllers in the Agilex SoC FPGA can be used to program the Si5391B to generate FMC+ connector, QSFP+ and PCIe reference clocks.

The other programming clock generator (Si5340B) is used to provide a high-speed differential clock source for the Ethernet and USB3.1 interfaces on the board. Users can also modify the output frequency through the I2C interface.

For memory interface, the board provides a 150MHz clock and fan out it to two different clocks to the Agilex FPGA via clock buffer (Si53307). The two clocks are used

for the reference clock of the two group of the on-board DDR4 SDRAM.

One oscillator provides a 125 MHz clock used as configuration or used as the clock for transceiver calibration. Besides, there is one 25 MHz clock source to use as the HPS input clock.

Table 2-10 Clock source and clock pin to the FPGA

Source	Schematic Signal Name	Default Frequency	I/O Standard	FPGA Pin Number	Application
U29 Si53307	CLK_50_B5A	50.0 MHz	3.3V	PIN_CH128	User application
	CLK_50_B6A		3.3V	PIN_BP22	User application
	CLK_50_B6C		3.3V	PIN_D8	User application
Y8 OSC	OSC_CLK_1	125 MHz	1.8V	PIN_BR102	Clock for configuration and transceiver calibration
Y10 OSC and U34 Clock Buffer	DDR4A_REFCLK_p	150 Mhz	True Differential Signaling	PIN_AB117	DDR4A reference clock
	DDR4B_REFCLK_p	150 Mhz	True Differential Signaling	PIN_AC68	DDR4B reference clock
U23 Si5340B	ENET_88E2110_REFCLK_125M_p	125MHz	High Speed Differential I/O	PIN_AT120	2.5G Ethernet Interface
	HPS_USB3_REFCLK_100M_p	100Mhz	CML	PIN_AP120	HPS USB3.1 Interface
	CLK_100_B2B_p	100 Mhz	True Differential Signaling	PIN_BF68	User application
U57	FMCP_REFCLK0_p	148.5 MHz	Differential	PIN_AT16	FMC+

Si5391B					connector reference clock 0
	FMCP_REFCLK1_p	135 MHz	Differential	PIN_AY16	FMC+ connector reference clock 1
	FMCP_REFCLK2_p	100 MHz	Differential	PIN_BC29	FMC+ connector reference clock 2
	QSFP_REFCLK_p	156.25 MHz	Differential	PIN_AV120	QSFP port reference clock
	CIPRI_REFCLK_p	184.32 MHz	Differential	PIN_AY120	CIPRI clock
	PCIE_OB_REFCLK_p	100 MHz	Differential	PIN_BC111	PCIe on-board reference clock

2.5 General User I/O

This section describes the user I/O interface of the FPGA and HPS fabric. Please note that the HPS and FPGA portions of the device each have their own pins. Pins are not freely shared between the HPS and the FPGA fabric. **Figure 2-13** shows the position of all these components and interface.




Figure 2-13 Position of all the general user components

■ User Defined Push-buttons

The FPGA board includes four FPGA and one HPS fabric user defined push-buttons that allow users to interact with the Agilex SoC device. Each push-button provides a high logic level or a low logic level when it is not pressed or pressed, respectively. **Table 2-11** lists the board references, signal names and their corresponding Agilex SoC device pin numbers for the push-buttons of the FPGA. **Table 2-12** list the information of the push-button for the HPS fabric.

Table 2-11 Push-button (FPGA) Pin Assignments, Schematic Signal Names

Board Reference	Schematic Signal Name	Description	I/O Standard	FPGA Pin Number
PB0	BUTTON0	High Logic Level when the button is not pressed	3.3 V	PIN_H8
PB1	BUTTON1		3.3 V	PIN_C2
PB2	BUTTON2		3.3 V	PIN_D4
PB3	BUTTON3		3.3 V	PIN_F4

Table 2-12 Push-button (HPS fabric) Pin Assignments, Schematic Signal Names

Board Reference	Schematic Signal Name	Description	I/O Standard	FPGA Pin Number
PB3	HPS_KEY	High Logic Level when the button is not pressed	1.8 V	PIN_ PIN_B134

■ User-Defined Dip Switch

There are four positions slide switches on the FPGA fabric to provide additional FPGA input control. When a position of dip switch is in the DOWN position or the UPPER position, it provides a low logic level or a high logic level to the Agilex SoC FPGA, respectively.

Table 2-13 lists the signal names and their corresponding Agilex SoC device pin numbers.

Table 2-13 Dip Switch Pin Assignments, Schematic Signal Names, and Functions

Board Reference	Schematic Signal Name	Description	I/O Standard	FPGA Pin Number
SW0	SW0	High logic level when SW in the UPPER position.	3.3 V	PIN_ CK4
SW1	SW1		3.3 V	PIN_ CH4
SW2	SW2		3.3 V	PIN_ K8
SW3	SW3		3.3 V	PIN_ F8

■ User-Defined LEDs

The FPGA board consists of 2 FPGA fabric and 1 HPS fabric user-controllable LEDs to allow status and debugging signals to be driven to the LEDs from the designs loaded into the Agilex SoC FPGA. Each LED is driven directly by the FPGA. The LED is turned on or off when the associated pins are driven to a low or high logic level, respectively. A list of the pin names on the FPGA that are connected to the LEDs is given in **Table 2-14**.

Table 2-15 list the information of the LED for the HPS fabric.

Table 2-14 User LEDs (FPGA fabric) Pin Assignments, Schematic Signal Names

Board Reference	Schematic Signal Name	Description	I/O Standard	FPGA Pin Number
LED0	LED0	Driving a logic 0 on the I/O port turns the LED ON. Driving a logic 1 on the I/O port turns the LED OFF.	3.3 V	PIN_BF120
LED1	LED1		3.3 V	PIN_B39
LED2	LED2		3.3 V	PIN_B4
LED3	LED3		3.3 V	PIN_A11

Table 2-15 User LEDs (HPS fabric) Pin Assignments, Schematic Signal Names

Board Reference	Schematic Signal Name	Description	I/O Standard	FPGA Pin Number
HPS_LED	HPS_LED	Driving a logic 0 on the I/O port turns the LED ON. Driving a logic 1 on the I/O port turns the LED OFF.	1.8-V	PIN_W135

2.6 2x20 GPIO Expansion Header

The board has one 40-pin expansion headers. The header has 36 user pins connected directly to the Agilex 5 SoC FPGA. It also comes with DC +5V (VCC5), DC +3.3V (VCC3P3), and two GND pins. The maximum power consumption allowed for a daughter card connected to one GPIO ports is shown in **Table 2-16**.

Table 2-16 Voltage and Max. Current Limit of Expansion Header(s)

Supplied Voltage	Max. Current Limit
5V	1A
3.3V	1.5A

Each pin on the expansion headers is connected to two diodes and a resistor for protection against high or low voltage level. **Figure 2-14** shows the protection circuitry applied to all 36 data pins. **Table 2-17** shows the pin assignment of the GPIO header.




Figure 2-14 Connections between the GPIO header and Agilinx 5 SoC FPGA

Table 2-17 Pin Assignment of Expansion Headers

Schematic Signal Name	Description	I/O Standard	FPGA Pin Number
GPIO[0]	GPIO Connection[0]	3.3-V	PIN_BK31
GPIO[1]	GPIO Connection[1]	3.3-V	PIN_BU31
GPIO[2]	GPIO Connection[2]	3.3-V	PIN_BF25
GPIO[3]	GPIO Connection[3]	3.3-V	PIN_BU28
GPIO[4]	GPIO Connection[4]	3.3-V	PIN_BR31
GPIO[5]	GPIO Connection[5]	3.3-V	PIN_BU19
GPIO[6]	GPIO Connection[6]	3.3-V	PIN_BR19
GPIO[7]	GPIO Connection[7]	3.3-V	PIN_CJ2
GPIO[8]	GPIO Connection[8]	3.3-V	PIN_BW28
GPIO[9]	GPIO Connection[9]	3.3-V	PIN_BW19
GPIO[10]	GPIO Connection[10]	3.3-V	PIN_BU22
GPIO[11]	GPIO Connection[11]	3.3-V	PIN_BR22
GPIO[12]	GPIO Connection[12]	3.3-V	PIN_BM19
GPIO[13]	GPIO Connection[13]	3.3-V	PIN_BM22
GPIO[14]	GPIO Connection[14]	3.3-V	PIN_BK19
GPIO[15]	GPIO Connection[15]	3.3-V	PIN_BK22
GPIO[16]	GPIO Connection[16]	3.3-V	PIN_BH19
GPIO[17]	GPIO Connection[17]	3.3-V	PIN_BR28
GPIO[18]	GPIO Connection[18]	3.3-V	PIN_BM28

GPIO[19]	GPIO Connection[19]	3.3-V	PIN_BM31
GPIO[20]	GPIO Connection[20]	3.3-V	PIN_BK28
GPIO[21]	GPIO Connection[21]	3.3-V	PIN_BH28
GPIO[22]	GPIO Connection[22]	3.3-V	PIN_BF36
GPIO[23]	GPIO Connection[23]	3.3-V	PIN_BF40
GPIO[24]	GPIO Connection[24]	3.3-V	PIN_BE43
GPIO[25]	GPIO Connection[25]	3.3-V	PIN_BP31
GPIO[26]	GPIO Connection[26]	3.3-V	PIN_CK2
GPIO[27]	GPIO Connection[27]	3.3-V	PIN_CF9
GPIO[28]	GPIO Connection[28]	3.3-V	PIN_CH12
GPIO[29]	GPIO Connection[29]	3.3-V	PIN_CF12
GPIO[30]	GPIO Connection[30]	3.3-V	PIN_BF21
GPIO[31]	GPIO Connection[31]	3.3-V	PIN_BF16
GPIO[32]	GPIO Connection[32]	3.3-V	PIN_BE21
GPIO[33]	GPIO Connection[33]	3.3-V	PIN_BE25
GPIO[34]	GPIO Connection[34]	3.3-V	PIN_BF29
GPIO[35]	GPIO Connection[35]	3.3-V	PIN_BE29

2.7 Micro SD Card and eMMC

The board provides Micro SD Card and on-board eMMC device (SanDisk 8GB :SDINBDG4-8G) for HPS fabric in the FPGA (See [Figure 2-15](#)). Users can choose one of them for HPS boot/data/system storage. The switch SW27(See [Figure 2-16](#)) on the board can help the user select which device (Micro SD Card or eMMC) will be used for HPS fabric. The Micro SD card socket can provide flexible capacity expansion while eMMC device can support stable and fixed storage solutions. [Table 2-18](#) lists the pin assignment of Micro SD card socket and eMMC device to the HPS.




Figure 2-15 Connections between Micro SD card socket, eMMC and Agilex 5 SoC FPGA




Figure 2-16 SDMMC Bus Device Select Switch

Table 2-18 Micro SD Card Socket Header Pin Assignments, Schematic Signal Names, and Functions

Schematic Signal Name	Description	I/O Standard	FPGA Pin Number
HPS_SDMMC_CLK	HPS SD/eMMC Clock	1.8-V	PIN_D132
HPS_SDMMC_CMD	HPS SD/eMMC Command Line	1.8-V	PIN_AB132
HPS_SDMMC_DATA[0]	HPS SD/eMMC Data[0]	1.8-V	PIN_E135

HPS_SDMMC_DATA[1]	HPS SD/eMMC Data[1]	1.8-V	PIN_F132
HPS_SDMMC_DATA[2]	HPS SD/eMMC Data[2]	1.8-V	PIN_AA135
HPS_SDMMC_DATA[3]	HPS SD/eMMC Data[3]	1.8-V	PIN_V127

2.8 FMC+ Connector

The board equipped with a FPGA Mezzanine Card Plus(FMC+) connector to provide a mechanism to extend the peripheral-set of an FPGA host board by means of add-on daughter cards, which can address today's high-speed signaling requirements as well as low-speed device interface support. The FMC+ interfaces support JTAG, clock outputs and inputs, high-speed serial I/O (transceivers), and single-ended or differential signaling.

There FMC+ connector on the Atum A5 board is a **High Pin Count (HPC)** size of connector, The HPC connector on Atum A5 board can provides 169 user-define, single-ended signals (80 pair differential I/O) and 12 serial transceiver pairs. **Figure 2-17** is the FPGA I/O connected to the FMC+ connector on the Atum A5 board.

Below we will introduce according to the individual functions of FMC+ connector.




Figure 2-17 FMC+ connector on Atum A5 board

■ Clock Interface

Table 2-19 shows the FPGA clock interface pin placement on the FMC+ connector.

Table 2-19 FMC+ clock input interface distribution

Signal Name	FMC Clock input pin name	FPGA Clock Input Pin Placement	FPGA Pin Assignment
FMCP_CLK_M2C_p0	CLK0_M2C_P	CLK_B_2B_0P	PIN_CH38
FMCP_CLK_M2C_n0	CLK0_M2C_N	CLK_B_2B_0N	PIN_CF38
FMCP_CLK_M2C_p1	CLK1_M2C_P	CLK_B_2A_1P	PIN_BP92
FMCP_CLK_M2C_n1	CLK1_M2C_N	CLK_B_2A_1N	PIN_BM92
FMCP_HA_p1	HA01_P_CC	CLK_T_2A_1P	PIN_BM71
FMCP_HA_n1	HA01_N_CC	CLK_T_2A_1N	PIN_BP71
FMCP_HA_p17	HA17_P	CLK_T_2A_0P	PIN_BP71
FMCP_HA_n17	HA17_N	CLK_T_2A_0N	PIN_BF72
FMCP_HB_p1	HB01_P	CLK_B_2A_0P	PIN_BW78
FMCP_HB_n1	HB01_N	CLK_B_2A_0N	PIN_CA78
FMCP_LA_p0	LA00_P_CC	CLK_T_2B_0P	PIN_BK38
FMCP_LA_n0	LA00_N_CC	CLK_T_2B_0N	PIN_BM38
FMCP_LA_p17	LA17_P_CC	CLK_B_2B_1P	PIN_BR49
FMCP_LA_n17	LA17_N_CC	CLK_B_2B_1N	PIN_BU49

■ Power Supply

The Atum A5 board provides 12V, 3.3V and 1.2V(VADJ) power through FMC+ ports. **Table 2-20** indicates the maximum power consumption for the FMC+ connector.

CAUTION: Before powering on the Atum A5 board with a daughter card, please check to see if there is a short circuit between the power pins and FMC+ FPGA I/O.

Table 2-20 Power Supply of the FMC+

Supplied Voltage	Max. Current Limit
12V	1A
3.3V	3A
1.2V(VADJ)	4A

■ JTAG Chain on FMC+

The JTAG chain on the Atum A5 board supports JTAG interface extension to the FMC+ connector so that the JTAG device on the user's FMC+ daughter card can be joined with JTAG chain on the Atum A5 board. Users can enable this feature through the switch (**SW31**) on the Atum A5 board. In the board's default setting, the JTAG interface of the FMC+ connector is bypassed to keep the Atum A5 board JTAG chain to maintain close loop. For detailed setting, please refer to **Section 2.2: FMC+ and HPS JTAG Interface Switch**.

■ Adjustable I/O Standards

Some of the FPGA pin's I/O standard connected with the HPC (High Pin Count) part of the FMC+ connector can be set to voltages: 1.2V and 1.3V. This function can be achieved because the VCCIO power pin of the FPGA bank where these FPGA I/Os are located can adjust the input voltage through the 3 pin header (**JP1**). For detailed setting, please refer to Section 2.2: **FMC+ HAB VCCIO Select Header**.

■ Transceiver Channels Speed

There are 12 E-series GTS transceivers connected to the Agilex SoC FPGA on the FMC+ connector and the maximum transmission speed is **16 G bps**.

■ Component Information of the FMC+ Connector

Table 2-21 shows the manufacture and part numbers of the FMC connector.

Table 2-21 FMC+ Connector Part Number on the Atum A5 board

Connector	Manufacturer and Part Number
FMC+ on the Atum A5 board	Samtec : ASP-184329-01
Mating Connector	Samtec : ASP-184330-01

■ Reference clock for FMC+ transceivers

There are three clocks are feed to the FPGA for the FMC+ transceivers as the reference clock. These clocks are provides by the programmable clock generator(SI5391B). User can modify the clock frequencies via I2C interface for differential applications.

Table 2-22 FMC+ Reference clock

Source	Schematic Signal Name	Default Frequency	I/O Standard	Agilex Pin Number
U57.OUT3	FMCP_REFCLK0_p	148.5 MHz	LVDS	PIN_AT16
U57.OUT4	FMCP_REFCLK1_p	135 MHz	LVDS	PIN_AY16
U57.OUT5	FMCP_REFCLK2_p	100MHz	LVDS	PIN_BC29

■ **FPGA Pin Assignments for FMC+ Connector**

Figure 2-18 shows the pin out table of the FMC+ connector on the Atum A5 and Table 2-23 lists the FMC+ connector pin assignments, signal names and functions.

M	L	K	J	H	G	F	E	D	C	B	A	Z	Y
1	GND	NC	FMCP_VREFP	GND	FMCP_VREFN	GND	M2C_P5	GND	C2M_P2	GND	GND	FMCP_PSRST_M2C_L	GND
2	NC	GND	CLK3_BIDIR_P	GND	CLK3_BIDIR_N	GND	CLK_M2C_P1	GND	HA_P1	GND	DP_C2M_P0	DP_M2C_P1	NC
3	NC	GND	CLK3_BIDIR_N	GND	CLK3_BIDIR_P	GND	CLK_M2C_N1	GND	HA_N1	GND	DP_C2M_N0	DP_M2C_N1	NC
4	GND	NC	CLK2_BIDIR_P	GND	CLK2_BIDIR_N	GND	CLK_M2C_P0	GND	HA_P0	GND	DP_M2C_P9	DP_M2C_P8	NC
5	GND	NC	CLK2_BIDIR_N	GND	CLK2_BIDIR_P	GND	CLK_M2C_N0	GND	HA_N0	GND	DP_M2C_N9	DP_M2C_N8	NC
6	NC	GND	HA_P3	GND	HA_N3	GND	LA_P0	GND	HA_P5	GND	DP_M2C_P0	DP_M2C_P2	NC
7	NC	GND	HA_P2	GND	HA_N2	GND	LA_N0	GND	HA_P4	GND	DP_M2C_N0	DP_M2C_N2	NC
8	GND	NC	HA_N2	GND	HA_N2	GND	LA_N2	GND	HA_N4	GND	DP_M2C_P8	DP_M2C_P6	NC
9	GND	NC	HA_P2	GND	HA_P2	GND	LA_P2	GND	HA_P9	GND	DP_M2C_N8	DP_M2C_N6	NC
10	NC	GND	HA_P6	GND	HA_P7	GND	LA_P4	GND	HA_P8	GND	DP_M2C_P3	DP_M2C_P4	NC
11	NC	GND	HA_N6	GND	HA_N7	GND	LA_N4	GND	HA_N8	GND	DP_M2C_N3	DP_M2C_N4	NC
12	GND	NC	HA_P11	GND	HA_P11	GND	LA_P8	GND	HA_P13	GND	DP_M2C_P7	DP_M2C_P7	NC
13	GND	NC	HA_P10	GND	HA_P11	GND	LA_P7	GND	HA_P12	GND	DP_M2C_N7	DP_M2C_N7	NC
14	NC	GND	HA_N10	GND	HA_N10	GND	LA_N7	GND	HA_N12	GND	DP_M2C_P4	DP_M2C_P4	NC
15	NC	GND	HA_P14	GND	HA_P14	GND	LA_P12	GND	HA_P16	GND	DP_M2C_N4	DP_M2C_N4	NC
16	GND	NC	HA_N14	GND	HA_N14	GND	LA_N12	GND	HA_P15	GND	DP_M2C_P6	DP_M2C_P6	NC
17	GND	NC	HA_N17	GND	HA_N17	GND	LA_N11	GND	HA_N15	GND	DP_M2C_N6	DP_M2C_N6	NC
18	DP_C2M_P14	GND	HA_P18	GND	HA_P18	GND	LA_P16	GND	HA_P20	GND	DP_M2C_P5	DP_M2C_P5	NC
19	DP_C2M_N14	GND	HA_N18	GND	HA_N18	GND	LA_N16	GND	HA_P19	GND	DP_M2C_N5	DP_M2C_N5	NC
20	GND	NC	HA_N21	GND	HA_N21	GND	LA_N15	GND	HA_N19	GND	DP_M2C_P1	DP_M2C_P1	NC
21	GND	NC	HA_P22	GND	HA_P22	GND	LA_P20	GND	HA_P9	GND	DP_M2C_N1	DP_M2C_N1	NC
22	DP_C2M_P15	GND	HA_P23	GND	HA_P23	GND	LA_P19	GND	HA_P2	GND	DP_C2M_P1	DP_C2M_P1	NC
23	DP_C2M_N15	GND	HA_N23	GND	HA_N23	GND	LA_N19	GND	HA_N2	GND	DP_C2M_N1	DP_C2M_N1	NC
24	GND	NC	HB_P1	GND	HB_P1	GND	LA_P22	GND	HB_P5	GND	DP_C2M_P9	DP_C2M_P9	NC
25	GND	NC	HB_N1	GND	HB_N1	GND	LA_N22	GND	HB_P4	GND	DP_C2M_N9	DP_C2M_N9	NC
26	NC	GND	HB_N0	GND	HB_N0	GND	LA_N21	GND	HB_N4	GND	DP_C2M_P2	DP_C2M_P2	NC
27	NC	GND	HB_P7	GND	HB_P7	GND	LA_P25	GND	HB_P9	GND	DP_C2M_N2	DP_C2M_N2	NC
28	GND	NC	HB_P6	GND	HB_P7	GND	LA_P24	GND	HB_P8	GND	DP_C2M_P8	DP_C2M_P8	NC
29	GND	NC	HB_N6	GND	HB_N6	GND	LA_N24	GND	HB_N8	GND	DP_C2M_N8	DP_C2M_N8	NC
30	NC	GND	HB_P11	GND	HB_P11	GND	LA_P29	GND	HB_P13	GND	DP_C2M_P3	DP_C2M_P3	NC
31	NC	GND	HB_N11	GND	HB_N11	GND	LA_N29	GND	HB_P12	GND	DP_C2M_N3	DP_C2M_N3	NC
32	GND	NC	HB_N10	GND	HB_N10	GND	LA_N28	GND	HB_N2	GND	VCC3P3	DP_C2M_P7	NC
33	GND	NC	HB_P15	GND	HB_P15	GND	LA_P31	GND	HB_P19	GND	DP_C2M_N7	DP_C2M_N7	NC
34	NC	GND	HB_N14	GND	HB_N14	GND	LA_N30	GND	HB_N19	GND	DP_C2M_P4	DP_C2M_P4	NC
35	NC	GND	HB_P14	GND	HB_P14	GND	LA_N30	GND	HB_N16	GND	DP_C2M_N4	DP_C2M_N4	NC
36	GND	12P0V	HB_P18	GND	HB_P18	GND	LA_P33	GND	HB_P21	GND	VCC3P3	DP_C2M_P6	NC
37	GND	12P0V	HB_N18	GND	HB_N18	GND	LA_N33	GND	HB_P20	GND	VCC12	DP_C2M_N6	NC
38	NC	GND	HB_N17	GND	HB_N17	GND	LA_N32	GND	HB_N20	GND	VCC3P3	DP_C2M_P5	NC
39	NC	GND	NC	GND	NC	GND	VCC10_FMC	GND	VCC10_FMC	GND	VCC3P3	DP_C2M_N5	NC
40	GND	12P0V	NC	GND	VCC10_FMC	GND	VCC10_FMC	GND	VCC3P3	GND	RBS0	3P3V	GND

Figure 2-18 FMC+ pin out table

Table 2-23 FMC+ Connector Pin Assignments, Signal Names and Functions

Signal Name	FPGA Pin Number	Description	I/O Standard
FMCP_CLK2_BIDIR_p	PIN_CF49	FMCP data bus	1.2 V
FMCP_CLK2_BIDIR_n	PIN_CH49	FMCP data bus	1.2 V
FMCP_CLK3_BIDIR_p	PIN_BW49	FMCP data bus	1.2 V
FMCP_CLK3_BIDIR_n	PIN_CA49	FMCP data bus	1.2 V
FMCP_CLK_M2C_p[0]	PIN_CH38	Clock from	True Differential Signaling

		mezzanine module to carrier card positive 0	
FMCP_CLK_M2C_n[0]	PIN_CF38	Clock from mezzanine module to carrier card negative 0	True Differential Signaling
FMCP_CLK_M2C_p[1]	PIN_BP92	Clock from mezzanine module to carrier card positive 1	True Differential Signaling
FMCP_CLK_M2C_n[1]	PIN_BM92	Clock from mezzanine module to carrier card negative 1	True Differential Signaling
FMCP_HA_p[0]	PIN_BM69	FMCP HA bank data p0	1.2 V/1.3 ^{*(1)}
FMCP_HA_p[1]	PIN_BM71	FMCP HA bank data p1	1.2 V/1.3
FMCP_HA_p[2]	PIN_BH62	FMCP HA bank data p2	1.2 V/1.3
FMCP_HA_p[3]	PIN_BR69	FMCP HA bank data p3	1.2 V/1.3
FMCP_HA_p[4]	PIN_BW69	FMCP HA bank data p4	1.2 V/1.3
FMCP_HA_p[5]	PIN_BU59	FMCP HA bank data p5	1.2 V/1.3
FMCP_HA_p[6]	PIN_BH69	FMCP HA bank data p6	1.2 V/1.3
FMCP_HA_p[7]	PIN_CH69	FMCP HA bank data p7	1.2 V/1.3
FMCP_HA_p[8]	PIN_CF59	FMCP HA bank data p8	1.2 V/1.3

FMCP_HA_p[9]	PIN_BW59	FMCP HA bank data p9	1.2 V/1.3
FMCP_HA_p[10]	PIN_CA62	FMCP HA bank data p10	1.2 V/1.3
FMCP_HA_p[11]	PIN_BM59	FMCP HA bank data p11	1.2 V/1.3
FMCP_HA_p[12]	PIN_BM62	FMCP HA bank data p12	1.2 V/1.3
FMCP_HA_p[13]	PIN_CF62	FMCP HA bank data p13	1.2 V/1.3
FMCP_HA_p[14]	PIN_CC71	FMCP HA bank data p14	1.2 V/1.3
FMCP_HA_p[15]	PIN_CF71	FMCP HA bank data p15	1.2 V/1.3
FMCP_HA_p[16]	PIN_BU62	FMCP HA bank data p16	1.2 V/1.3
FMCP_HA_p[17]	PIN_BF75	FMCP HA bank data p17	1.2 V/1.3
FMCP_HA_p[18]	PIN_BE83	FMCP HA bank data p18	1.2 V/1.3
FMCP_HA_p[19]	PIN_BE79	FMCP HA bank data p19	1.2 V/1.3
FMCP_HA_p[20]	PIN_BR71	FMCP HA bank data p20	1.2 V/1.3
FMCP_HA_p[21]	PIN_BF93	FMCP HA bank data p21	1.2 V/1.3
FMCP_HA_p[22]	PIN_BF86	FMCP HA bank data p22	1.2 V/1.3
FMCP_HA_p[23]	PIN_BE96	FMCP HA bank data p23	1.2 V/1.3
FMCP_HA_n[0]	PIN_BK69	FMCP HA bank data n0	1.2 V/1.3

FMCP_HA_n[1]	PIN_BP71	FMCP HA bank data n1	1.2 V/1.3
FMCP_HA_n[2]	PIN_BH59	FMCP HA bank data n2	1.2 V/1.3
FMCP_HA_n[3]	PIN_BU69	FMCP HA bank data n3	1.2 V/1.3
FMCP_HA_n[4]	PIN_CA69	FMCP HA bank data n4	1.2 V/1.3
FMCP_HA_n[5]	PIN_BR59	FMCP HA bank data n5	1.2 V/1.3
FMCP_HA_n[6]	PIN_BH71	FMCP HA bank data n6	1.2 V/1.3
FMCP_HA_n[7]	PIN_CF69	FMCP HA bank data n7	1.2 V/1.3
FMCP_HA_n[8]	PIN_CH59	FMCP HA bank data n8	1.2 V/1.3
FMCP_HA_n[9]	PIN_CA59	FMCP HA bank data n9	1.2 V/1.3
FMCP_HA_n[10]	PIN_CC62	FMCP HA bank data n10	1.2 V/1.3
FMCP_HA_n[11]	PIN_BK59	FMCP HA bank data n11	1.2 V/1.3
FMCP_HA_n[12]	PIN_BP62	FMCP HA bank data n12	1.2 V/1.3
FMCP_HA_n[13]	PIN_CH62	FMCP HA bank data n13	1.2 V/1.3
FMCP_HA_n[14]	PIN_CA71	FMCP HA bank data n14	1.2 V/1.3
FMCP_HA_n[15]	PIN_CH71	FMCP HA bank data n15	1.2 V/1.3
FMCP_HA_n[16]	PIN_BR62	FMCP HA bank data n16	1.2 V/1.3

FMCP_HA_n[17]	PIN_BF72	FMCP HA bank data n17	1.2 V/1.3
FMCP_HA_n[18]	PIN_BF83	FMCP HA bank data n18	1.2 V/1.3
FMCP_HA_n[19]	PIN_BE75	FMCP HA bank data n19	1.2 V/1.3
FMCP_HA_n[20]	PIN_BU71	FMCP HA bank data n20	1.2 V/1.3
FMCP_HA_n[21]	PIN_BF90	FMCP HA bank data n21	1.2 V/1.3
FMCP_HA_n[22]	PIN_BE86	FMCP HA bank data n22	1.2 V/1.3
FMCP_HA_n[23]	PIN_BE93	FMCP HA bank data n23	1.2 V/1.3
FMCP_HB_p[0]	PIN_BR81	FMCP HB bank data p0	1.2 V/1.3
FMCP_HB_p[1]	PIN_BW78	FMCP HB bank data p1	1.2 V/1.3
FMCP_HB_p[2]	PIN_CL91	FMCP HB bank data p2	1.2 V/1.3
FMCP_HB_p[3]	PIN_BM81	FMCP HB bank data p3	1.2 V/1.3
FMCP_HB_p[4]	PIN_BK89	FMCP HB bank data p4	1.2 V/1.3
FMCP_HB_p[5]	PIN_CF81	FMCP HB bank data p5	1.2 V/1.3
FMCP_HB_p[6]	PIN_BR92	FMCP HB bank data p6	1.2 V/1.3
FMCP_HB_p[7]	PIN_BH89	FMCP HB bank data p7	1.2 V/1.3
FMCP_HB_p[8]	PIN_CH89	FMCP HB bank data p8	1.2 V/1.3

FMCP_HB_p[9]	PIN_CK97	FMCP HB bank data p9	1.2 V/1.3
FMCP_HB_p[10]	PIN_CL88	FMCP HB bank data p10	1.2 V/1.3
FMCP_HB_p[11]	PIN_BR89	FMCP HB bank data p11	1.2 V/1.3
FMCP_HB_p[12]	PIN_CH78	FMCP HB bank data p12	1.2 V/1.3
FMCP_HB_p[13]	PIN_BR78	FMCP HB bank data p13	1.2 V/1.3
FMCP_HB_p[14]	PIN_CK76	FMCP HB bank data p14	1.2 V/1.3
FMCP_HB_p[15]	PIN_CK85	FMCP HB bank data p15	1.2 V/1.3
FMCP_HB_p[16]	PIN_CA81	FMCP HB bank data p16	1.2 V/1.3
FMCP_HB_p[17]	PIN_BM78	FMCP HB bank data p17	1.2 V/1.3
FMCP_HB_p[18]	PIN_BH81	FMCP HB bank data p18	1.2 V/1.3
FMCP_HB_p[19]	PIN_CK80	FMCP HB bank data p19	1.2 V/1.3
FMCP_HB_p[20]	PIN_CC92	FMCP HB bank data p20	1.2 V/1.3
FMCP_HB_p[21]	PIN_CF92	FMCP HB bank data p21	1.2 V/1.3
FMCP_HB_n[0]	PIN_BU81	FMCP HB bank data n0	1.2 V/1.3
FMCP_HB_n[1]	PIN_CA78	FMCP HB bank data n1	1.2 V/1.3
FMCP_HB_n[2]	PIN_CK94	FMCP HB bank data n2	1.2 V/1.3

FMCP_HB_n[3]	PIN_BP81	FMCP HB bank data n3	1.2 V/1.3
FMCP_HB_n[4]	PIN_BM89	FMCP HB bank data n4	1.2 V/1.3
FMCP_HB_n[5]	PIN_CH81	FMCP HB bank data n5	1.2 V/1.3
FMCP_HB_n[6]	PIN_BU92	FMCP HB bank data n6	1.2 V/1.3
FMCP_HB_n[7]	PIN_BH92	FMCP HB bank data n7	1.2 V/1.3
FMCP_HB_n[8]	PIN_CF89	FMCP HB bank data n8	1.2 V/1.3
FMCP_HB_n[9]	PIN_CL97	FMCP HB bank data n9	1.2 V/1.3
FMCP_HB_n[10]	PIN_CK88	FMCP HB bank data n10	1.2 V/1.3
FMCP_HB_n[11]	PIN_BU89	FMCP HB bank data n11	1.2 V/1.3
FMCP_HB_n[12]	PIN_CF78	FMCP HB bank data n12	1.2 V/1.3
FMCP_HB_n[13]	PIN_BU78	FMCP HB bank data n13	1.2 V/1.3
FMCP_HB_n[14]	PIN_CL76	FMCP HB bank data n14	1.2 V/1.3
FMCP_HB_n[15]	PIN_CL85	FMCP HB bank data n15	1.2 V/1.3
FMCP_HB_n[16]	PIN_CC81	FMCP HB bank data n16	1.2 V/1.3
FMCP_HB_n[17]	PIN_BK78	FMCP HB bank data n17	1.2 V/1.3
FMCP_HB_n[18]	PIN_BH78	FMCP HB bank data n18	1.2 V/1.3

FMCP_HB_n[19]	PIN_CL82	FMCP HB bank data n19	1.2 V/1.3
FMCP_HB_n[20]	PIN_CA92	FMCP HB bank data n20	1.2 V/1.3
FMCP_HB_n[21]	PIN_CH92	FMCP HB bank data n21	1.2 V/1.3
FMCP_LA_p[0]	PIN_BK38	FMCP LA bank data p0	1.2 V
FMCP_LA_p[1]	PIN_BE61	FMCP LA bank data p1	1.2 V
FMCP_LA_p[2]	PIN_BF57	FMCP LA bank data p2	1.2 V
FMCP_LA_p[3]	PIN_CK8	FMCP LA bank data p3	1.2 V
FMCP_LA_p[4]	PIN_BF50	FMCP LA bank data p4	1.2 V
FMCP_LA_p[5]	PIN_CK48	FMCP LA bank data p5	1.2 V
FMCP_LA_p[6]	PIN_CK11	FMCP LA bank data p6	1.2 V
FMCP_LA_p[7]	PIN_BE64	FMCP LA bank data p7	1.2 V
FMCP_LA_p[8]	PIN_BE46	FMCP LA bank data p8	1.2 V
FMCP_LA_p[9]	PIN_CF19	FMCP LA bank data p9	1.2 V
FMCP_LA_p[10]	PIN_CF22	FMCP LA bank data p10	1.2 V
FMCP_LA_p[11]	PIN_BM52	FMCP LA bank data p11	1.2 V
FMCP_LA_p[12]	PIN_BP41	FMCP LA bank data p12	1.2 V

FMCP_LA_p[13]	PIN_CL42	FMCP LA bank data p13	1.2 V
FMCP_LA_p[14]	PIN_BH38	FMCP LA bank data p14	1.2 V
FMCP_LA_p[15]	PIN_BH49	FMCP LA bank data p15	1.2 V
FMCP_LA_p[16]	PIN_BK49	FMCP LA bank data p16	1.2 V
FMCP_LA_p[17]	PIN_BR49	FMCP LA bank data p17	1.2 V
FMCP_LA_p[18]	PIN_CK30	FMCP LA bank data p18	1.2 V
FMCP_LA_p[19]	PIN_CK66	FMCP LA bank data p19	1.2 V
FMCP_LA_p[20]	PIN_CK63	FMCP LA bank data p20	1.2 V
FMCP_LA_p[21]	PIN_CK33	FMCP LA bank data p21	1.2 V
FMCP_LA_p[22]	PIN_CA38	FMCP LA bank data p22	1.2 V
FMCP_LA_p[23]	PIN_BR38	FMCP LA bank data p23	1.2 V
FMCP_LA_p[24]	PIN_CC41	FMCP LA bank data p24	1.2 V
FMCP_LA_p[25]	PIN_CH41	FMCP LA bank data p25	1.2 V
FMCP_LA_p[26]	PIN_CK39	FMCP LA bank data p26	1.2 V
FMCP_LA_p[27]	PIN_CK35	FMCP LA bank data p27	1.2 V
FMCP_LA_p[28]	PIN_CC52	FMCP LA bank data p28	1.2 V

FMCP_LA_p[29]	PIN_CF52	FMCP LA bank data p29	1.2 V
FMCP_LA_p[30]	PIN_CL56	FMCP LA bank data p30	1.2 V
FMCP_LA_p[31]	PIN_CL51	FMCP LA bank data p31	1.2 V
FMCP_LA_p[32]	PIN_CK73	FMCP LA bank data p32	1.2 V
FMCP_LA_p[33]	PIN_CK56	FMCP LA bank data p33	1.2 V
FMCP_LA_n[0]	PIN_BM38	FMCP LA bank data n0	1.2 V
FMCP_LA_n[1]	PIN_BE57	FMCP LA bank data n1	1.2 V
FMCP_LA_n[2]	PIN_BF53	FMCP LA bank data n2	1.2 V
FMCP_LA_n[3]	PIN_CL6	FMCP LA bank data n3	1.2 V
FMCP_LA_n[4]	PIN_BE50	FMCP LA bank data n4	1.2 V
FMCP_LA_n[5]	PIN_CL45	FMCP LA bank data n5	1.2 V
FMCP_LA_n[6]	PIN_CL8	FMCP LA bank data n6	1.2 V
FMCP_LA_n[7]	PIN_BF64	FMCP LA bank data n7	1.2 V
FMCP_LA_n[8]	PIN_BF46	FMCP LA bank data n8	1.2 V
FMCP_LA_n[9]	PIN_CC19	FMCP LA bank data n9	1.2 V
FMCP_LA_n[10]	PIN_CH22	FMCP LA bank data n10	1.2 V

FMCP_LA_n[11]	PIN_BP52	FMCP LA bank data n11	1.2 V
FMCP_LA_n[12]	PIN_BM41	FMCP LA bank data n12	1.2 V
FMCP_LA_n[13]	PIN_CK45	FMCP LA bank data n13	1.2 V
FMCP_LA_n[14]	PIN_BH41	FMCP LA bank data n14	1.2 V
FMCP_LA_n[15]	PIN_BH52	FMCP LA bank data n15	1.2 V
FMCP_LA_n[16]	PIN_BM49	FMCP LA bank data n16	1.2 V
FMCP_LA_n[17]	PIN_BU49	FMCP LA bank data n17	1.2 V
FMCP_LA_n[18]	PIN_CL26	FMCP LA bank data n18	1.2 V
FMCP_LA_n[19]	PIN_CL70	FMCP LA bank data n19	1.2 V
FMCP_LA_n[20]	PIN_CL66	FMCP LA bank data n20	1.2 V
FMCP_LA_n[21]	PIN_CL30	FMCP LA bank data n21	1.2 V
FMCP_LA_n[22]	PIN_BW38	FMCP LA bank data n22	1.2 V
FMCP_LA_n[23]	PIN_BU38	FMCP LA bank data n23	1.2 V
FMCP_LA_n[24]	PIN_CA41	FMCP LA bank data n24	1.2 V
FMCP_LA_n[25]	PIN_CF41	FMCP LA bank data n25	1.2 V
FMCP_LA_n[26]	PIN_CL39	FMCP LA bank data n26	1.2 V

FMCP_LA_n[27]	PIN_CL35	FMCP LA bank data n27	1.2 V
FMCP_LA_n[28]	PIN_CA52	FMCP LA bank data n28	1.2 V
FMCP_LA_n[29]	PIN_CH52	FMCP LA bank data n29	1.2 V
FMCP_LA_n[30]	PIN_CL60	FMCP LA bank data n30	1.2 V
FMCP_LA_n[31]	PIN_CK54	FMCP LA bank data n31	1.2 V
FMCP_LA_n[32]	PIN_CL73	FMCP LA bank data n32	1.2 V
FMCP_LA_n[33]	PIN_CL54	FMCP LA bank data n33	1.2 V
FMCP_GBTCLK_M2C_p[0]	PIN_AP16	LVDS input from the installed FMCP card to dedicated reference clock input pin	HCSL
FMCP_GBTCLK_M2C_p[1]	PIN_AV16	LVDS input from the installed FMCP card to dedicated reference clock input pin	HCSL
FMCP_GBTCLK_M2C_p[2]	PIN_BB16	LVDS input from the installed FMCP card to dedicated reference clock input pin	HCSL
FMCP_DP_C2M_p[0]	PIN_AU7	Transmit pair p0 of the FPGA transceiver	High Speed Differential I/O
FMCP_DP_C2M_p[1]	PIN_AR7	Transmit pair p1 of	High Speed Differential

		the FPGA transceiver	I/O
FMCP_DP_C2M_p[2]	PIN_AN7	Transmit pair p2 of the FPGA transceiver	High Speed Differential I/O
FMCP_DP_C2M_p[3]	PIN_AL7	Transmit pair p3 of the FPGA transceiver	High Speed Differential I/O
FMCP_DP_C2M_p[4]	PIN_BE7	Transmit pair p4 of the FPGA transceiver	High Speed Differential I/O
FMCP_DP_C2M_p[5]	PIN_BC7	Transmit pair p5 of the FPGA transceiver	High Speed Differential I/O
FMCP_DP_C2M_p[6]	PIN_BA7	Transmit pair p6 of the FPGA transceiver	High Speed Differential I/O
FMCP_DP_C2M_p[7]	PIN_AW7	Transmit pair p7 of the FPGA transceiver	High Speed Differential I/O
FMCP_DP_C2M_p[8]	PIN_BY7	Transmit pair p8 of the FPGA transceiver	High Speed Differential I/O
FMCP_DP_C2M_p[9]	PIN_BT7	Transmit pair p9 of the FPGA transceiver	High Speed Differential I/O
FMCP_DP_C2M_p[10]	PIN_BL7	Transmit pair p10 of the FPGA transceiver	High Speed Differential I/O
FMCP_DP_C2M_p[11]	PIN_BG7	Transmit pair p11 of the FPGA transceiver	High Speed Differential I/O
FMCP_DP_M2C_p[0]	PIN_AV1	Receiver pair p0 of	High Speed Differential

		the FPGA transceiver	I/O
FMCP_DP_M2C_p[1]	PIN_AT1	Receiver pair p1 of the FPGA transceiver	High Speed Differential I/O
FMCP_DP_M2C_p[2]	PIN_AP1	Receiver pair p2 of the FPGA transceiver	High Speed Differential I/O
FMCP_DP_M2C_p[3]	PIN_AM1	Receiver pair p3 of the FPGA transceiver	High Speed Differential I/O
FMCP_DP_M2C_p[4]	PIN_BF1	Receiver pair p4 of the FPGA transceiver	High Speed Differential I/O
FMCP_DP_M2C_p[5]	PIN_BD1	Receiver pair p5 of the FPGA transceiver	High Speed Differential I/O
FMCP_DP_M2C_p[6]	PIN_BB1	Receiver pair p6 of the FPGA transceiver	High Speed Differential I/O
FMCP_DP_M2C_p[7]	PIN_AY1	Receiver pair p7 of the FPGA transceiver	High Speed Differential I/O
FMCP_DP_M2C_p[8]	PIN_CB1	Receiver pair p8 of the FPGA transceiver	High Speed Differential I/O
FMCP_DP_M2C_p[9]	PIN_BV1	Receiver pair p9 of the FPGA transceiver	High Speed Differential I/O
FMCP_DP_M2C_p[10]	PIN_BN1	Receiver pair p10 of the FPGA transceiver	High Speed Differential I/O
FMCP_DP_M2C_p[11]	PIN_BJ1	Receiver pair p11	High Speed Differential

		of the FPGA transceiver	I/O
FMCP_REFCLK_C2M_p	PIN_BR41	Reference clock from carrier card mezzanine module to positive	DIFFERENTIAL 1.2-V SSTL
FMCP_REFCLK_M2C_p	PIN_CC22	Reference clock from mezzanine module to carrier card positive	True Differential Signaling
FMCP_SCL	PIN_BH118	Management serial clock line	3.3 V
FMCP_SDA	PIN_BK112	Management serial data line	3.3 V
FMCP_RES0	PIN_BF32	Reserved	3.3 V
FMCP_SYNC_C2M_p	PIN_CL14	Synchronize signal from carrier card to mezzanine module positive	DIFFERENTIAL 1.2-V SSTL
FMCP_SYNC_M2C_p	PIN_BW89	Synchronize signal from mezzanine module to carrier card positive	1.2V TRUE DIFFERENTIAL SIGNALING

- *(1): Select by JP1, see section 2.2 : FMC+ HAB VCCIO Select Header .

2.9 USB to UART

One of the USB Type-C connectors on the Atum A5 board (J6) provides three functions: the USB Blaster III interface, and USB to UART interfaces for both the HPS and the System MAX10. As shown in **Figure 2-19**, the USB Type-C connector is now connected to an FT2232H chip. This FT2232H chip provides both the USB Blaster III function and two USB to UART ports for the board. The FT2232H routes both the MAX UART and HPS UART interfaces directly to the System MAX10. The HPS UART bus passes

through the System MAX10 for level translation and then connects to the FPGA HPS UART interface, allowing the HPS to communicate with the host through UART . The other UART interface terminates at the System MAX10, which allows users to monitor the status of the board from the host through the UART interface.




Figure 2-19 Three UART interface on the Atum A5 board

■ USB to UART for HPS fabric

The board provides a UART interface for users to communicate and transfer data with the HPS through the host. This interface is now integrated into the USB Blaster III circuit(FT2232H). It can convert commands and data from the host via USB protocol to the UART interface and send it to the HPS. **Figure 2-19** shows the connections between the FPGA(HPS), System MAX10, the USB Blaster III circuit, and the USB Type-C connector. **Table 2-24** lists the pin assignment of the UART interface connected to the HPS.

Table 2-24 Pin Assignment of HPS UART Interface

Signal Name	FPGA Pin No.	Description	I/O Standard
HPS_UART_RX	PIN_AK115	HPS UART Receiver	1.8V
HPS_UART_TX	PIN_W134	HPS UART Transmitter	1.8V

■ USB to UART for System MAX10

The other USB to UART interface provided by the USB Blaster III circuit is connected with the System MAX10. It allows users to monitor the status of the board from the host through the UART interface. As shown in **Figure 2-20**, the Atum A5 board provides several sensors to monitor the status of the board, such as FPGA temperature, board power monitor, and fan speed status. These interfaces are connected to the System MAX10 FPGA on the board. The board management logic (Dashboard) in the system MAX10 FPGA will monitor these status and perform corresponding control according to the status. For example, when the temperature of the FPGA increases, the system will

automatically increase the fan speed to reduce the temperature. When the temperature of the FPGA continues to exceed the working range (such as a fan failure condition), the FPGA power will be cut to protect the board."




Figure 2-20 Block diagram of the system status interface

2.10 DDR4 SDRAM

The development board supports two independent banks of DDR4 SDRAM (**DDR4A**, and **DDR4B**). Each DDR4 bank can support 32-bit 4GB DDR4-2400 (no ECC). The I/O bank where DDR4A is located can implement Altera Agilex 5 FPGA EMIF IP with the Hard Processor Subsystem (HPS). If no HPS EMIF is used in a system, the DDR4A bank can be used for the EMIF of the FPGA. The DDR4A and DDR4B bank can run at the fastest clock frequency of 1200MHz clock. **Figure 2-21** shows the connections between the DDR4 SDRAM bank and Agilex 5 FPGA.




Figure 2-21 Connection between the DDR4 and Agilex 5 FPGA

The pin assignments for DDR4 SDRAM Bank A and Bank B are listed in [Table 2-25](#) and [Table 2-26](#) respectively.

Table 2-25 DDR4A Bank Pin Assignments, Schematic Signal Names, and Functions

Schematic Signal Name	Description	I/O Standard	FPGA Pin Number
DDR4A_DQ0	Data [0]	1.2-V POD	PIN_B128
DDR4A_DQ1	Data [1]	1.2-V POD	PIN_A116
DDR4A_DQ2	Data [2]	1.2-V POD	PIN_B130
DDR4A_DQ3	Data [3]	1.2-V POD	PIN_B116
DDR4A_DQ4	Data [4]	1.2-V POD	PIN_A130
DDR4A_DQ5	Data [5]	1.2-V POD	PIN_B113
DDR4A_DQ6	Data [6]	1.2-V POD	PIN_A128
DDR4A_DQ7	Data [7]	1.2-V POD	PIN_A113
DDR4A_DQ8	Data [8]	1.2-V POD	PIN_AG100
DDR4A_DQ9	Data [9]	1.2-V POD	PIN_Y98 -
DDR4A_DQ10	Data [10]	1.2-V POD	PIN_AC100
DDR4A_DQ11	Data [11]	1.2-V POD	PIN_AG104
DDR4A_DQ12	Data [12]	1.2-V POD	PIN_AC96
DDR4A_DQ13	Data [13]	1.2-V POD	PIN_Y95
DDR4A_DQ14	Data [14]	1.2-V POD	PIN_Y87
DDR4A_DQ15	Data [15]	1.2-V POD	PIN_Y84

DDR4A_DQ16	Data [16]	1.2-V POD	PIN_V98
DDR4A_DQ17	Data [17]	1.2-V POD	PIN_T98
DDR4A_DQ18	Data [18]	1.2-V POD	PIN_P95
DDR4A_DQ19	Data [19]	1.2-V POD	PIN_T95
DDR4A_DQ20	Data [20]	1.2-V POD	PIN_K84
DDR4A_DQ21	Data [21]	1.2-V POD	PIN_M84
DDR4A_DQ22	Data [22]	1.2-V POD	PIN_T84
DDR4A_DQ23	Data [23]	1.2-V POD	PIN_P84
DDR4A_DQ24	Data [24]	1.2-V POD	PIN_H98
DDR4A_DQ25	Data [25]	1.2-V POD	PIN_M98 -
DDR4A_DQ26	Data [26]	1.2-V POD	PIN_K87 -
DDR4A_DQ27	Data [27]	1.2-V POD	PIN_K98
DDR4A_DQ28	Data [28]	1.2-V POD	PIN_F98 -
DDR4A_DQ29	Data [29]	1.2-V POD	PIN_F84 -
DDR4A_DQ30	Data [30]	1.2-V POD	PIN_M87 -
DDR4A_DQ31	Data [31]	1.2-V POD	PIN_D84
DDR4A_DQS0	Data Strobe p[0]	DIFFERENTIAL 1.2-V POD	PIN_B122
DDR4A_DQS1	Data Strobe p[1]	DIFFERENTIAL 1.2-V POD	PIN_AG90
DDR4A_DQS2	Data Strobe p[2]	DIFFERENTIAL 1.2-V POD	PIN_K95
DDR4A_DQS3	Data Strobe p[3]	DIFFERENTIAL 1.2-V POD	PIN_F95
DDR4A_DQS_n0	Data Strobe n[0]	DIFFERENTIAL 1.2-V POD	PIN_A125
DDR4A_DQS_n1	Data Strobe n[1]	DIFFERENTIAL 1.2-V POD	PIN_AG93
DDR4A_DQS_n2	Data Strobe n[2]	DIFFERENTIAL 1.2-V POD	PIN_M95
DDR4A_DQS_n3	Data Strobe n[3]	DIFFERENTIAL 1.2-V POD	PIN_D95
DDR4A_DBI_n0	Data Bus Inversion [0]	1.2-V POD	PIN_B119
DDR4A_DBI_n1	Data Bus	1.2-V POD	PIN_AC90

	Inversion [1]		
DDR4A_DBI_n2	Data Bus Inversion [2]	1.2-V POD	PIN_V87
DDR4A_DBI_n3	Data Bus Inversion [3]	1.2-V POD	PIN_H87
DDR4A_A0	Address [0]	SSTL-12	PIN_T114
DDR4A_A1	Address [1]	SSTL-12	PIN_P114
DDR4A_A2	Address [2]	SSTL-12	PIN_V117
DDR4A_A3	Address [3]	SSTL-12	PIN_T117
DDR4A_A4	Address [4]	SSTL-12	PIN_M114
DDR4A_A5	Address [5]	SSTL-12	PIN_K114
DDR4A_A6	Address [6]	SSTL-12	PIN_V108
DDR4A_A7	Address [7]	SSTL-12	PIN_T108
DDR4A_A8	Address [8]	SSTL-12	PIN_T105
DDR4A_A9	Address [9]	SSTL-12	PIN_P105
DDR4A_A10	Address [10]	SSTL-12	PIN_M105
DDR4A_A11	Address [11]	SSTL-12	PIN_K105
DDR4A_A12	Address [12]	SSTL-12	PIN_AG111
DDR4A_A13	Address [13]	SSTL-12	PIN_Y114
DDR4A_A14	Address [14]/ WE_n	SSTL-12	PIN_AB114
DDR4A_A15	Address [15]/ CAS_n	SSTL-12	PIN_AK107
DDR4A_A16	Address [16]/ RAS_n	SSTL-12	PIN_AK104
DDR4A_BA0	Bank Select [0]	SSTL-12	PIN_AB108
DDR4A_BA1	Bank Select [1]	SSTL-12	PIN_Y105
DDR4A_BG0	Bank Group Select [0]	SSTL-12	PIN_AB105
DDR4A_BG1	Bank Group Select [1]	SSTL-12	PIN_F117
DDR4A_CK	Clock p	DIFFERENTIAL 1.2-V SSTL	PIN_H108
DDR4A_CK_n	Clock n	DIFFERENTIAL 1.2-V SSTL	PIN_F108

DDR4A_CKE	Clock Enable pin	SSTL-12	PIN_F105
DDR4A_CS_n	Chip Select	SSTL-12	PIN_K117
DDR4A_RESET_n	Reset	1.2 V	PIN_H117
DDR4A_ODT	On Die Termination	SSTL-12	PIN_F114
DDR4A_PAR	Command and Address Parity Input	SSTL-12	PIN_K108
DDR4A_ALERT_n	Register ALERT_n output	1.2 V	PIN_Y108
DDR4A_ACT_n	Activation Command Input	SSTL-12	PIN_M117
DDR4A_RZQ	External precision resistor	1.2 V	PIN_AK111
DDR4A_REFCLK_p	DDR4 B port Reference Clock p	LVDS	PIN_AB117

Table 2-26 DDR4B Pin Assignments, Schematic Signal Names, and Functions

Schematic Signal Name	Description	I/O Standard	FPGA Pin Number
DDR4B_DQ0	Data [0]	1.2-V POD	PIN_A82
DDR4B_DQ1	Data [1]	1.2-V POD	PIN_B70
DDR4B_DQ2	Data [2]	1.2-V POD	PIN_A85
DDR4B_DQ3	Data [3]	1.2-V POD	PIN_A70
DDR4B_DQ4	Data [4]	1.2-V POD	PIN_B82
DDR4B_DQ5	Data [5]	1.2-V POD	PIN_B66
DDR4B_DQ6	Data [6]	1.2-V POD	PIN_B85
DDR4B_DQ7	Data [7]	1.2-V POD	PIN_A66
DDR4B_DQ8	Data [8]	1.2-V POD	PIN_Y58
DDR4B_DQ9	Data [9]	1.2-V POD	PIN_AG64
DDR4B_DQ10	Data [10]	1.2-V POD	PIN_Y47
DDR4B_DQ11	Data [11]	1.2-V POD	PIN_Y44
DDR4B_DQ12	Data [12]	1.2-V POD	PIN_AC61

DDR4B_DQ13	Data [13]	1.2-V POD	PIN_AC64
DDR4B_DQ14	Data [14]	1.2-V POD	PIN_AG61
DDR4B_DQ15	Data [15]	1.2-V POD	PIN_Y55
DDR4B_DQ16	Data [16]	1.2-V POD	PIN_P55
DDR4B_DQ17	Data [17]	1.2-V POD	PIN_T55
DDR4B_DQ18	Data [18]	1.2-V POD	PIN_V58
DDR4B_DQ19	Data [19]	1.2-V POD	PIN_T58
DDR4B_DQ20	Data [20]	1.2-V POD	PIN_P44
DDR4B_DQ21	Data [21]	1.2-V POD	PIN_T44
DDR4B_DQ22	Data [22]	1.2-V POD	PIN_K44
DDR4B_DQ23	Data [23]	1.2-V POD	PIN_M44
DDR4B_DQ24	Data [24]	1.2-V POD	PIN_H47
DDR4B_DQ25	Data [25]	1.2-V POD	PIN_D44
DDR4B_DQ26	Data [26]	1.2-V POD	PIN_H58
DDR4B_DQ27	Data [27]	1.2-V POD	PIN_F47
DDR4B_DQ28	Data [28]	1.2-V POD	PIN_M58
DDR4B_DQ29	Data [29]	1.2-V POD	PIN_F44
DDR4B_DQ30	Data [30]	1.2-V POD	PIN_F58
DDR4B_DQ31	Data [31]	1.2-V POD	PIN_K58
DDR4B_DQS0	Data Strobe p[0]	DIFFERENTIAL 1.2-V POD	PIN_A80
DDR4B_DQS1	Data Strobe p[1]	DIFFERENTIAL 1.2-V POD	PIN_AG57
DDR4B_DQS2	Data Strobe p[2]	DIFFERENTIAL 1.2-V POD	PIN_K55
DDR4B_DQS3	Data Strobe p[3]	DIFFERENTIAL 1.2-V POD	PIN_F55
DDR4B_DQS_n0	Data Strobe n[0]	DIFFERENTIAL 1.2-V POD	PIN_B76
DDR4B_DQS_n1	Data Strobe n[1]	DIFFERENTIAL 1.2-V POD	PIN_AG53
DDR4B_DQS_n2	Data Strobe n[2]	DIFFERENTIAL 1.2-V POD	PIN_M55
DDR4B_DQS_n3	Data Strobe n[3]	DIFFERENTIAL 1.2-V POD	PIN_D55

DDR4B_DBI_n0	Data Bus Inversion [0]	1.2-V POD	PIN_B73
DDR4B_DBI_n1	Data Bus Inversion [1]	1.2-V POD	PIN_AC53
DDR4B_DBI_n2	Data Bus Inversion [2]	1.2-V POD	PIN_V47
DDR4B_DBI_n3	Data Bus Inversion [3]	1.2-V POD	PIN_M47
DDR4B_A0	Address [0]	SSTL-12	PIN_P74
DDR4B_A1	Address [1]	SSTL-12	PIN_T74
DDR4B_A2	Address [2]	SSTL-12	PIN_V77
DDR4B_A3	Address [3]	SSTL-12	PIN_T77
DDR4B_A4	Address [4]	SSTL-12	PIN_M74
DDR4B_A5	Address [5]	SSTL-12	PIN_K74
DDR4B_A6	Address [6]	SSTL-12	PIN_V67
DDR4B_A7	Address [7]	SSTL-12	PIN_T67
DDR4B_A8	Address [8]	SSTL-12	PIN_M65
DDR4B_A9	Address [9]	SSTL-12	PIN_K65
DDR4B_A10	Address [10]	SSTL-12	PIN_T65
DDR4B_A11	Address [11]	SSTL-12	PIN_P65
DDR4B_A12	Address [12]	SSTL-12	PIN_AG79
DDR4B_A13	Address [13]	SSTL-12	PIN_AG72
DDR4B_A14	Address [14]/ WE_n	SSTL-12	PIN_AG75
DDR4B_A15	Address [15]/ CAS_n	SSTL-12	PIN_AG83
DDR4B_A16	Address [16]/ RAS_n	SSTL-12	PIN_AC83
DDR4B_BA0	Bank Select [0]	SSTL-12	PIN_Y74
DDR4B_BA1	Bank Select [1]	SSTL-12	PIN_Y67
DDR4B_BG0	Bank Group Select [0]	SSTL-12	PIN_Y65
DDR4B_BG1	Bank Group Select [1]	SSTL-12	PIN_K77
DDR4B_CK	Clock p	DIFFERENTIAL 1.2-	PIN_H67

		V SSTL	
DDR4B_CK_n	Clock n	DIFFERENTIAL 1.2-V SSTL	PIN_F67
DDR4B_CKE	Clock Enable pin	SSTL-12	PIN_M67
DDR4B_CS_n	Chip Select	SSTL-12	PIN_F77
DDR4B_RESET_n	Reset	1.2 V	PIN_M77
DDR4B_ODT	On Die Termination	SSTL-12	PIN_D74
DDR4B_PAR	Command and Address Parity Input	SSTL-12	PIN_D65
DDR4B_ALERT_n	Register ALERT_n output	1.2 V	PIN_Y77
DDR4B_ACT_n	Activation Command Input	SSTL-12	PIN_H77
DDR4B_RZQ	External precision resistor	1.2 V	PIN_AC79
DDR4B_REFCLK_p	DDR4 B port Reference Clock p	LVDS	PIN_AC68

2.11 USB

The board provides two usb interface to Agilex 5 SoC FPGA. The first is USB 3.1 intrface implemented through FPGA GTS transceiver. The second interface is USB 2.0 OTG interface implemented through SMSC USB3320 (UTMI+ Low Pin Interface (ULPI) for HPS fabric. Both buses are connected to the external device through USB type-c connector. **Figure 2-22** shows the connections of USB interface and FPGA.




Figure 2-22 Connections between the Atum A5 and USB interface

■ **USB 3.1 interface for HPS**

This board implements USB3.1 interface through FPGA's GTS transceiver (HPS to FPGA), redriver IC and USB type-c connector. Table 2-27 lists the pin assignment of USB3.1 interface connected to the FPGA

Table 2-27 Pin Assignment of USB 3.1 interface

Signal Name	FPGA Pin No.	Description	I/O Standard
HPS_USB3_REFCLK_100M_p	PIN_AP120	USB 3.1 interface reference clock	CML
HPS_USB3_SS_TX_p	PIN_AN129	Differential positive output for USB port	HIGH SPEED DIFFERENTIAL
HPS_USB3_SS_TX_n	PIN_AN126	Differential negative output for USB port	
HPS_USB3_SS_RX_p	PIN_AM135	Differential positive input for USB port	I/O
HPS_USB3_SS_RX_n	PIN_AM133	Differential negative input for USB port	
HPS_USB_VBUS_FLT_n	PIN_B56	Low when VCONN over-current fault is detected.	1.2 V
HPS_USB_VBUS_DET	PIN_B60	VBUS detection	1.2 V
HPS_USB_VBUS_CTRL	PIN_A63	To control whether if the VBUS power of Type-C connector J16 should output.	1.2 V
HPS_USB_ID	PIN_A60	Asserted low when the CC pins detect device attachment when port is a source(DFP), or dual-role(DRP) acting as source(DFP).	1.2 V

■ USB 2.0 interface for HPS

The board also provides USB interfaces using the SMSC USB3320 controller. A Microchip USB3320 device is used to interface to a single Type AB Micro-USB connector. This device supports UTMI+ Low Pin Interface (ULPI) to communicate to USB 2.0 controller in HPS. As defined by OTG mode, the PHY can operate in Host or Device modes. **Table 2-28** lists the pin assignment of USB2.0 interface connected to the FPGA

Table 2-28 Pin Assignment of USB 2.0 interface

Signal Name	FPGA Pin No.	Description	I/O Standard
HPS_USB_CLK	PIN_P132	60MHz Reference Clock Output	1.8V
HPS_USB_DATA[0]	PIN_AD135	HPS USB_DATA[0]	1.8V
HPS_USB_DATA[1]	PIN_M132	HPS USB_DATA[1]	1.8V
HPS_USB_DATA[2]	PIN_K132	HPS USB_DATA[2]	1.8V
HPS_USB_DATA[3]	PIN_AG129	HPS USB_DATA[3]	1.8V
HPS_USB_DATA[4]	PIN_J134	HPS USB_DATA[4]	1.8V
HPS_USB_DATA[5]	PIN_AG120	HPS USB_DATA[5]	1.8V
HPS_USB_DATA[6]	PIN_G134	HPS USB_DATA[6]	1.8V
HPS_USB_DATA[7]	PIN_G135	HPS USB_DATA[7]	1.8V
HPS_USB_DIR	PIN_J135	Direction of the Data Bus	1.8V
HPS_USB_NXT	PIN_AD134	Throttle the Data	1.8V
HPS_USB_STP	PIN_L135	Stop Data Stream on the Bus	1.8V

2.12 Gigabit Ethernet

This board provides two Ethernet ports for users. The first is a Gigabit Ethernet port connected to the Micrel KSZ9031RN PHY and provided to HPS fabric. The other is a 2.5G Ethernet port connected to the FPGA through the Marvell 88E1512 PHY. Below Here is the detailed information about these two ports.

■ Gigabit Ethernet Port for HPS

The board supports Gigabit Ethernet transfer by an external Micrel KSZ9031RN PHY chip and HPS Ethernet MAC function. The KSZ9031RN chip with integrated 10/100/1000 Mbps Gigabit Ethernet transceiver also supports RGMII MAC interface.

Figure 2-23 shows the connections between the HPS, Gigabit Ethernet PHY, and RJ-45 connector.

For more information about the KSZ9031RN PHY chip and its datasheet, as well as the application notes, which are available on the manufacturer's website.




Figure 2-23 Connections between the HPS of Atum A5 and Ethernet PHY

There are two LEDs, a green LED (LEDG) and a yellow LED (LEDY), which represent the status of the Ethernet PHY (KSZ9031RN). The LED control signals are connected to the LEDs on the RJ45 connector. The state and the definition of LEDG and LEDY are listed in **Table 2-29**. For instance, the connection from board to Gigabit Ethernet is established once the LEDG lights on.

Table 2-29 State and Definition of LED Mode Pins

LED (State)		LED (Definition)		Link /Activity
LEDG	LEDY	LEDG	LEDY	
H	H	OFF	OFF	Link off
L	H	ON	OFF	1000 Link / No Activity
Toggle	H	Blinking	OFF	1000 Link / Activity (RX, TX)
H	L	OFF	ON	100 Link / No Activity
H	Toggle	OFF	Blinking	100 Link / Activity (RX, TX)
L	L	ON	ON	10 Link/ No Activity
Toggle	Toggle	Blinking	Blinking	Link / Activity (RX, TX)

Table 2-30 Pin Assignment of Gigabit Ethernet PHY

Signal Name	FPGA Pin No	Description	I/O Standard
HPS_ENET_TX_CTL	PIN_K127	GMII and MII transmit enable	1.8V
HPS_ENET_TX_DATA[0]	PIN_K124	MI1 transmit data[0]	1.8V
HPS_ENET_TX_DATA[1]	PIN_Y127	MI1 transmit data[1]	1.8V
HPS_ENET_TX_DATA[2]	PIN_F127	MI1 transmit data[2]	1.8V
HPS_ENET_TX_DATA[3]	PIN_Y124	MI1 transmit data[3]	1.8V
HPS_ENET_RX_CTL	PIN_AB127	GMII and MII receive data valid	1.8V
HPS_ENET_RX_DATA[0]	PIN_H127	GMII and MII receive data[0]	1.8V
HPS_ENET_RX_DATA[1]	PIN_AB124	GMII and MII receive data[1]	1.8V
HPS_ENET_RX_DATA[2]	PIN_F124	GMII and MII receive data[2]	1.8V
HPS_ENET_RX_DATA[3]	PIN_D124	GMII and MII receive data[3]	1.8V
HPS_ENET_RX_CLK	PIN_M124	GMII and MII receive clock	1.8V
HPS_ENET_MDIO	PIN_R134	Management Data	1.8V
HPS_ENET_MDC	PIN_AG115	Management Data Clock Reference	1.8V
HPS_ENET_TX_CLK	PIN_M127	GMII Transmit Clock	1.8V

■ 2.5 G Ethernet Port for FPGA

The board supports 10M/100M/1G/2.5G Ethernet interface by an external Marvell 88E2110 PHY. Users can implement an Ethernet MAC in the FPGA to implement network transmission. On this board, the 88E2110 PHY works in SGMII mode by default. At the same time, the user can set the PHY address through SW26. For details, please see section 2.2 Ethernet PHY_ADR Setting Switch. Figure 2-24 shows the connections between the FPGA, 88E2110 PHY, and RJ-45 connector.




Figure 2-24 Connections between the FPGA and 88E2110 PHY

Table 2-31 Pin Assignment of 88E1512 PHY

Signal Name	FPGA Pin No	Description	I/O Standard
ENET_88E2110_TX_p	PIN_AL129	SGMII transmit data	HIGH SPEED DIFFERENTIAL I/O
ENET_88E2110_TX_n	PIN_AL126	SGMII transmit data	HIGH SPEED DIFFERENTIAL I/O
ENET_88E2110_RX_p	PIN_AK135	SGMII receive data	HIGH SPEED DIFFERENTIAL I/O
ENET_88E2110_RX_n	PIN_AK133	SGMII receive data	HIGH SPEED DIFFERENTIAL I/O
ENET_88E2110_REFCLK_125M_p	PIN_AT120	88E1512 reference clock	CML
ENET_88E2110_INT_n	PIN_A20	Interrupt output pin	3.3V
ENET_88E2110_MDC	PIN_B14	Management data clock reference	3.3V
ENET_88E2110_MDIO	PIN_A14	Management data	3.3V
ENET_88E2110_RESET_n	PIN_B11	88E1512 reset pin	1.8V

2.13 2x6 GPIO Header

The Atum A5 board provides two 2x6 pin GPIO headers (HPS and FPGA for each) to expand the I/O of Agilex SoC FPGA (See Figure 2-25). Each header has numbers of the digital FPGA I/O user pins connected to the Agilex SoC FPGA, two 3.3V power pins and two ground pins.

Note: The appearance of these two headers is same as the Terasic TMD header. However, but due to the different I/O voltage level or pin distribution, they do not support TMD interface daughter cards. The detailed I/O mapping will be introduced below.




Figure 2-25 Connection between the 2x6 headers and FPGA

■ HPS 2x6 GPIO Header

The HPS 2x6 GPIO header expands 5 GPIO and 1 pair I2C interface of the HPS fabric for users. Users can control these I/Os through the HPS for their application. These HPS I/Os will be converted the voltage level from 1.8v to 3.3V by level translator circuit on the board so that users can connect more interfaces.

Table 2-32 Pin Assignment of USB OTG PHY

Signal Name	FPGA Pin No.	Description	I/O Standard
HPS_GPIO[0]	PIN_T132	HPS GPIO0	3.3V(*1)
HPS_GPIO[1]	PIN_AK120	HPS GPIO1	3.3V(*1)
HPS_GPIO[2]	PIN_N134	HPS GPIO2	3.3V(*1)
HPS_GPIO[3]	PIN_N135	HPS GPIO3	3.3V(*1)

HPS_GPIO[4]	PIN_U135	HPS GPIO4	3.3V(*1)
HPS_I2C_SCL	PIN_AL120	HPS I2C Clock	3.3V(*1)
HPS_I2C_SDA	PIN_U134	HPS I2C Data	3.3V(*1)

(*1) Due to the voltage level convert from 1.8v to 3.3V.

■ FPGA 2x6 GPIO Header

The FPGA 2x6 GPIO header expands 8 digital GPIO user pins connected to the Agilex SoC FPGA, two 3.3V power pins and two ground pins. There are two Transient Voltage Suppressor diode arrays used to implement ESD protection for 8 GPIO user pins.

There are two ESD suppressor used to implement ESD protection for 8 GPIO user pins.

Signal Name	FPGA Pin No.	Description	I/O Standard
TMD_D[0]	PIN_F18	FPGA 2x6 header GPIO0	3.3V
TMD_D[1]	PIN_F15	FPGA 2x6 header GPIO1	3.3V
TMD_D[2]	PIN_F27	FPGA 2x6 header GPIO2	3.3V
TMD_D[3]	PIN_F24	FPGA 2x6 header GPIO3	3.3V
TMD_D[4]	PIN_H27	FPGA 2x6 header GPIO4	3.3V
TMD_D[5]	PIN_D24	FPGA 2x6 header GPIO5	3.3V
TMD_D[6]	PIN_H18	FPGA 2x6 header GPIO6	3.3V
TMD_D[7]	PIN_D15	FPGA 2x6 header GPIO7	3.3V

2.14 QSFP+ Port

The development board has one QSFP+ connector that use one transceiver channel each from the Agilex SoC FPGA device. The QSFP+ module receives the serial data from the Agilex SoC FPGA, and transform them to optical signals. A Low-Jitter programmable clock generator (Si5391B) will provide flexible clock for serial transceivers of the FPGA. **Figure 2-26** shows the connections between the QSFP+ and Agilex SoC FPGA.




Figure 2-26 Connection between the QSFP+ and FPGA

Table 2-33 lists the QSFP+ pin assignments and signal names relative to the Agilex SoC FPGA.

Table 2-33 QSFP+ Pin Assignments, Schematic Signal Names, and Functions

Schematic Signal Name	Description	I/O Standard	FPGA Pin Number
QSFP_TX_p[0]	Transmitter data of channel 0	HIGH SPEED DIFFERENTIAL I/O	PIN_BE129
QSFP_TX_p[1]	Transmitter data of channel 1	HIGH SPEED DIFFERENTIAL I/O	PIN_BC129
QSFP_TX_p[2]	Transmitter data of channel 2	HIGH SPEED DIFFERENTIAL I/O	PIN_BA129
QSFP_TX_p[3]	Transmitter data of channel 3	HIGH SPEED DIFFERENTIAL I/O	PIN_AW129
QSFP_TX_n[0]	Transmitter data of channel 0	HIGH SPEED DIFFERENTIAL I/O	PIN_BE126
QSFP_TX_n[1]	Transmitter data of channel 1	HIGH SPEED DIFFERENTIAL I/O	PIN_BC126
QSFP_TX_n[2]	Transmitter data of channel 2	HIGH SPEED DIFFERENTIAL I/O	PIN_BA126

QSFP_TX_n[3]	Transmitter data of channel 3	HIGH SPEED DIFFERENTIAL I/O	PIN_AW126
QSFP_RX_p[0]	Receiver data of channel 0	HIGH SPEED DIFFERENTIAL I/O	PIN_BD135
QSFP_RX_p[1]	Receiver data of channel 1	HIGH SPEED DIFFERENTIAL I/O	PIN_BB135
QSFP_RX_p[2]	Receiver data of channel 2	HIGH SPEED DIFFERENTIAL I/O	PIN_AY135
QSFP_RX_p[3]	Receiver data of channel 3	HIGH SPEED DIFFERENTIAL I/O	PIN_AV135
QSFP_RX_n[0]	Receiver data of channel 0	HIGH SPEED DIFFERENTIAL I/O	PIN_BD133
QSFP_RX_n[1]	Receiver data of channel 1	HIGH SPEED DIFFERENTIAL I/O	PIN_BB133
QSFP_RX_n[2]	Receiver data of channel 2	HIGH SPEED DIFFERENTIAL I/O	PIN_AY133
QSFP_RX_n[3]	Receiver data of channel 3	HIGH SPEED DIFFERENTIAL I/O	PIN_AV133
CIPRI_REFCLK_p	CIPRI clock	CML	PIN_AY120
QSFP_REFCLK_p	QSFP+ port reference clock	CML	PIN_AV120
QSFP_MOD_SEL_n	Module Select	3.3V	PIN_B26
QSFP_RST_n	Module Reset	3.3V	PIN_B30
QSFP_SCL	2-wire serial interface clock	3.3V	PIN_A30
QSFP_SDA	2-wire serial interface data	3.3V	PIN_A35
QSFP_LP_MODE	Low Power Mode	3.3V	PIN_A33
QSFP_INTERRUPT_n	Interrupt	3.3V	PIN_A39
QSFP_MOD_PRS_n	Module Present	3.3V	PIN_B35

2.15 HDMI Output Port

The development board provides High Performance HDMI Transmitter via the Analog Devices ADV7513 which incorporates HDMI v1.4 features, including 3D video support, and 165 MHz supports all video formats up to 1080p and UXGA. The ADV7513 is controlled via a serial I2C bus interface, which is connected to pins on the Agilex 5 FPGA. A schematic diagram of the audio circuitry is shown in Figure 3 27. Detailed information on using the ADV7513 HDMI TX is available on the manufacturer’s website, or under the Datasheets\HDMI folder on the Kit System CD.

Table 3 18 lists the HDMI Interface pin assignments and signal names relative to the FPGA.




Figure 2-27 The HDMI output interface on the board

Table 2-34 HDMI Pin Assignments, Schematic Signal Names, and Functions

Schematic Signal Name	Description	I/O Standard	Agilex Pin Number
HDMI_TX_D0	Video Data bus	HSSI DIFFERENTIAL I/O	PIN_CD134
HDMI_TX_D1	Video Data bus	HSSI DIFFERENTIAL I/O	PIN_CD135

HDMI_TX_D2	Video Data bus	HSSI DIFFERENTIAL I/O	PIN_CG134
HDMI_TX_D3	Video Data bus	HSSI DIFFERENTIAL I/O	PIN_CG135
HDMI_TX_D4	Video Data bus	HSSI DIFFERENTIAL I/O	PIN_CH132
HDMI_TX_D5	Video Data bus	HSSI DIFFERENTIAL I/O	PIN_CF132
HDMI_TX_D6	Video Data bus	HSSI DIFFERENTIAL I/O	PIN_CF128
HDMI_TX_D7	Video Data bus	HSSI DIFFERENTIAL I/O	PIN_CK134
HDMI_TX_D8	Video Data bus	3.3V	PIN_CL125
HDMI_TX_D9	Video Data bus	3.3V	PIN_CF121
HDMI_TX_D10	Video Data bus	3.3V	PIN_CF118
HDMI_TX_D11	Video Data bus	3.3V	PIN_BU118
HDMI_TX_D12	Video Data bus	3.3V	PIN_BR118
HDMI_TX_D13	Video Data bus	3.3V	PIN_CA118
HDMI_TX_D14	Video Data bus	3.3V	PIN_BW118
HDMI_TX_D15	Video Data bus	3.3V	PIN_CL128
HDMI_TX_D16	Video Data bus	3.3V	PIN_CL130
HDMI_TX_D17	Video Data bus	3.3V	PIN_CK125
HDMI_TX_D18	Video Data bus	3.3V	PIN_CK128
HDMI_TX_D19	Video Data bus	3.3V	PIN_BF111
HDMI_TX_D20	Video Data bus	3.3V	PIN_BH109
HDMI_TX_D21	Video Data bus	3.3V	PIN_BE115
HDMI_TX_D22	Video Data bus	3.3V	PIN_BF115
HDMI_TX_D23	Video Data bus	3.3V	PIN_BU109
HDMI_TX_CLK	Video Clock	1.2V	PIN_BU52
HDMI_TX_DE	Data Enable Signal for Digital Video.	3.3V	PIN_BK109
HDMI_TX_HS	Horizontal Synchronization	3.3V	PIN_BR109
HDMI_TX_VS	Vertical Synchronization	3.3V	PIN_BE107
HDMI_TX_INT	Interrupt Signal	3.3V	PIN_BE111
HDMI_I2S	I2S Channel 0 Audio Data Input	3.3V	PIN_BK118
HDMI_MCLK	Audio Reference Clock Input	3.3V	PIN_BM118
HDMI_LRCLK	Audio Left/Right Channel Signal Input	3.3V	PIN_BP112
HDMI_SCLK	I2S Audio Clock Input	3.3V	PIN_BM112
FPGA_I2C_SCL	FPGA I2C Clock	3.3V	PIN_BR112

FPGA_I2C_SDA	FPGA I2C Data	3.3V	PIN_BM109
--------------	---------------	------	-----------

2.16 MIPI Connector

The Agilex 5 devices offer native mobile industry processor interface (MIPI) D-PHY. This support complies to MIPI D-PHY version 2.5, and allows transmission or reception of data with MIPI D-PHY interfaces. It provides the PHY-protocol interface (PPI) to connect with camera serial interface (CSI) and display serial interface (DSI) applications.

The board also provides two 22pin FPC connectors (1 lane clock and 2 lane data for each), allowing users to connect MIPI interface cameras and display devices through FPC cable (see Figure 2-28). Users can use this connector and camera cable to connect to camera devices such as Raspberry Pi camera module to form a camera input application. In addition, it can also be connected with the display device such asd Raspberry Pi MIPI Displayer module to implement a display application.

see Figure 2-29 shows the connections between the FPGA and 22-pin MIPI connector. Table 3 25 shows the pin assignment of 22-pin MIPI connector.




Figure 2-28 MIPI camera module connects to the board via cable




Figure 2-29 Connection between the MIPI connector and FPGA

Table 2-35 MIPI Connector 1 Pin Assignments, Schematic Signal Names, and Functions

Schematic Signal Name	Description	I/O Standard	FPGA Pin Number
CAM1_CLK_p	MIPI Clock positive	DPHY	PIN_CK17
CAM1_CLK_n	MIPI Clock negative	DPHY	PIN_CL17
CAM1_D_p[0]	MIPI Data 0 positive	DPHY	PIN_CL23
CAM1_D_p[1]	MIPI Data 1 positive	DPHY	PIN_CL20
CAM1_D_n[0]	MIPI Data 0 negative	DPHY	PIN_CK26
CAM1_D_n[1]	MIPI Data 1 negative	DPHY	PIN_CK20
CAM1_I2C_SCL	I2C clock	3.3V	PIN_J2
CAM1_I2C_SDA	I2C data	3.3V	PIN_G2
CAM1_GPIO	GPIO signal	3.3V	PIN_K4
CAM_RZQ0	External reference ball for output drive calibration	1.2V	PIN_BR52

Table 2-36 MIPI Connector 2 Pin Assignments, Schematic Signal Names, and Functions

Schematic Signal Name	Description	I/O Standard	FPGA Pin Number
-----------------------	-------------	--------------	-----------------

CAM2_CLK_p	MIPI Clock positive	DPHY	PIN_CF28
CAM2_CLK_n	MIPI Clock negative	DPHY	PIN_CC28
CAM2_D_p[0]	MIPI Data 0 positive	DPHY	PIN_CH31
CAM2_D_p[1]	MIPI Data 1 positive	DPHY	PIN_CA31
CAM2_D_n[0]	MIPI Data 0 negative	DPHY	PIN_CF31
CAM2_D_n[1]	MIPI Data 1 negative	DPHY	PIN_CC31
CAM2_I2C_SCL	I2C clock	3.3V	PIN_A8
CAM2_I2C_SDA	I2C data	3.3V	PIN_G1
CAM2_GPIO	GPIO signal	3.3V	PIN_J1

2.17 PCI Express

As shown in Figure 2-30, the board features one PCIe Express downstream interfaces (x4 lane) which are designed to interface with a PC motherboard x4 slot via PCIe cable and PCIe adapter card. Utilizing built-in transceivers on a Agilex SoC device, it is able to provide a fully integrated PCI Express-compliant solution for multi-lane (x4) applications. With the PCI Express hard IP block incorporated in the Agilex SoC device, it will allow users to implement simple and fast protocols, as well as saving logic resources for logic applications.




Figure 2-30 PCI Express Pin Connection

The PCI Express interface supports complete PCI Express Gen1 at 2.5Gbps/lane, Gen2 at 5.0Gbps/lane, and Gen3 at 8.0Gbps/lane protocol stack solution compliant to PCI Express base specification 3.0 that includes PHY-MAC, Data Link, and transaction layer circuitry embedded in PCI Express hard IP blocks.

To use PCIe interface, two external associated devices will be needed to establish a link with PC. First, a PCIe half-height add-in host card with a PCIe x4 cable connector called PCA3 (PCIe Cabling Adapter Gen3 Card and See Figure 2-31) will be used to plug into the PCIe slot on a mother board. Then, a PCIe x4 cable (See Figure 2-32) will be used to connect board and PCIe add-in card as shown in Figure 2-33, the longest length is up to 3 meters. These two associated devices are not included in the kit. To purchase the PCA3 card as well as the external cable, please refer to Terasic website pca3.terasic.com and [PCIe Cable](#).



Figure 2-31 PCIe Cabling Adaptor(PCA) Gen 3 card



Figure 2-32 PCIe External Cable




Figure 2-33 PCIe Link Setup between Atum A5 and PC

Table 2-37 Pin Assignment of PCIe connector

Signal Name	FPGA Pin No	Description	I/O Standard
PCIE_TX_p[0]	PIN_BY129	PCIe Transmitter data p0	HIGH SPEED DIFFERENTIAL I/O"
PCIE_TX_p[1]	PIN_BT129	PCIe Transmitter data p1	HIGH SPEED DIFFERENTIAL I/O"
PCIE_TX_p[2]	PIN_BL129	PCIe Transmitter data p2	HIGH SPEED DIFFERENTIAL I/O"
PCIE_TX_p[3]	PIN_BG129	PCIe Transmitter data p3	HIGH SPEED DIFFERENTIAL I/O"
PCIE_TX_n[0]	PIN_BY126	PCIe Transmitter data n0	HIGH SPEED DIFFERENTIAL I/O"
PCIE_TX_n[1]	PIN_BT126	PCIe Transmitter data n1	HIGH SPEED DIFFERENTIAL I/O"
PCIE_TX_n[2]	PIN_BL126	PCIe Transmitter data n2	HIGH SPEED DIFFERENTIAL I/O"
PCIE_TX_n[3]	PIN_BG126	PCIe Transmitter data n3	HIGH SPEED DIFFERENTIAL I/O"
PCIE_RX_p[0]	PIN_BV135	PCIe Receiver data p0	HIGH SPEED DIFFERENTIAL I/O"
PCIE_RX_p[1]	PIN_BN135	PCIe Receiver data p1	HIGH SPEED DIFFERENTIAL I/O"
PCIE_RX_p[2]	PIN_BJ135	PCIe Receiver data p2	HIGH SPEED DIFFERENTIAL I/O"
PCIE_RX_p[3]	PIN_BF135	PCIe Receiver data p3	HIGH SPEED DIFFERENTIAL I/O"
PCIE_RX_n[0]	PIN_BV133	PCIe Receiver data n0	HIGH SPEED DIFFERENTIAL I/O"
PCIE_RX_n[1]	PIN_BN133	PCIe Receiver data n1	HIGH SPEED DIFFERENTIAL I/O"
PCIE_RX_n[2]	PIN_BJ133	PCIe Receiver data n2	HIGH SPEED DIFFERENTIAL I/O"
PCIE_RX_n[3]	PIN_BF133	PCIe Receiver data n3	HIGH SPEED DIFFERENTIAL I/O"
PCIE_OB_REFCLK_p	PIN_BC111	PCIe on-board reference clock	CML
PCIE_REFCLK_p	PIN_BB120	Motherboard reference clock	CML
PCIE_PERST_n	PIN_BF107	Reset	3.3V
PCIE_WAKE_n	PIN_D34	Wake signal	3.3V

Chapter 3

Dashboard GUI

The Atum A5 Dashboard GUI is a board management system. This system is connected from the Host to the system max on the Atum A5 board through the UART interface, and reads various status on the board. The reported status includes FPGA/Board temperature, fan speed, FPGA core power and 12V input power.

Figure 3-1 shows the block diagram of the Atum A5 Dashboard.




Figure 3-1 Block Diagram of the Dashboard GUI

3.1 Setup for the Dashboard GUI

To use the dashboard system, users need to install the USB to UART driver on the host first, so that user can establish a connection with the Atum A5 board. This section will describe how to install USB to UART driver on the windows OS host.

■ Connection Setting

1. Connect the USB type-c connector(U6) of the board to the host PC USB port

through USB type-c cable.




Figure 3-2 Connect USB type-c cable to the board

2. Connect power to the Atum A5 board.




Figure 3-3 Connect power to the board

3. Power on the Atum A5 board.




Figure 3-4 Power on the board

■ Install Driver

Please refer to the chapter 4 to install the UART driver.

After the driver installation is completed, expand the Ports (COM & LPT) category in the

"Device Manager" window in the Windows system of the user's computer Device. You should see two USB Serial Port (COMx) devices. The port with the smaller COM number is connected to the HPS UART, while the port with the larger COM number is connected to the System MAX10 UART. (For example, if your system assigns **COM11** and **COM12**, **COM11** is for the HPS and **COM12** is for the System MAX10, please see **Figure 3-5**.




Figure 3-5 The CP2105 in the Device Manager

3.2 Run Dashboard GUI

■ Dashboard GUI software location

Users can find it from the path: Tool\dashboard_gui\Dashboard.exe in the Atum A5 system CD and copy it to the host PC.

Execute the Dashboard.exe, a window will show as **Figure 3-6**. It will describe the detail functions as below.




Figure 3-6 Dashboard GUI

■ Dashboard GUI function introduction

- **Start/Stop:** As shown in [Figure 3-7](#), there is a **Start** button at the bottom-left of the GUI window. Click it to run the program (**Start** will change to **Stop**), it will show the Atum A5 board status. Users can press **Stop** button to stop the status data transmission and display.
- **Reset Button:** Press this button to clear the historical data shown in GUI, and record the data again.




Figure 3-7 Start and Reset button

- **LED Indicator:**

- **CONF_DONE** :As shown in **Figure 3-8**, once you press the “**Start**” button, it will show the status LED number on the Atum A5 board. Note that “**CONF_DONE**” stands for FPGA configure done status. There is no LED on Atum A5 board to display FPGA configure status. When this status is shown in green on the GUI, it means that FPGA configuration has been completed.
- **Fan_Alert_n**: Illuminates when the fan is abnormal, such as when the fan speed is different from expected.
- **FPGA_SD_LED**: When this status is shown in green on the GUI, it means that the FPGA temperature or the board temperature exceeds 95 degrees. All the power of the FPGA will be cut off.




Figure 3-8 FPGA Status section

- **FPGA/Board/Board2/CorePower Temp.:** The Dashboard GUI will real-time show the fan speed, Atum A5 board ambient and FPGA temperature. Users can know the board temperature in time. The information will be refreshed per 1 second, and displays through diagram and number, as shown in **Figure 3-9**. **Figure 3-10** shows the location of the two temperature sensors of **Board** and **Board2** on the GUI.




Figure 3-9 Temperature section




Figure 3-10 Location of the board's ambient temperature

- **Fan RPM:** It displays the real-time speed of the fan on the Atum A5 board, as shown in **Figure 3-11**.




Figure 3-11 FAN RPM section

- **12V/ FPGA Core/ VCC1P2 Power monitor:** It displays the real-time 12V /FPGA/ VCC1P2 Power voltage and consumption current on the Atum A5 board, as shown in **Figure 3-12**.




Figure 3-12 Power Monitor Section

- **Sampling Speed:** It can change interval time that the Dashboard GUI sample the board status. Users can adjust it to 1s/10s/1min/Full Speed (0.1s) to sample the board status, as shown in **Figure 3-13** and **Figure 3-14**.




Figure 3-13 Sampling Speed section




Figure 3-14 Options of Sampling Speed

- **File Menu:**

The user can click “File” menu at the top left of the GUI (See **Figure 3-15**) and some options such as board information and status export will appear. Note that to active these functions, you will need to stop obtaining the board status (i.e. Don't Press “**Start**” button) in the GUI. Detailed introductions of these functions are described in below.




Figure 3-15 File menu

- **Auto shutdown status** : This option will report whether the board entered “Auto shutdown status” because the FPGA temperature is too high or the fan speed is abnormal.
- **Board Information**: There is a **File** page on the upper left of the Dashboard GUI program window, click the **Board Information** to get the current software version and the Atum A5 board version, as shown in **Figure 3-16**. **Note**, user needs to stop the system monitor (press the “**Stop**” button on the Dashboard GUI), then you can run the Board Information.




Figure 3-16 Board Information

- **Log File:** On the upper left of the Dashboard GUI program window, click the Export in the File page to save the board temperature, fan speed and voltage data in .csv format document, as shown in **Figure 3-17** and **Figure 3-18**.




Figure 3-17 Export the log file




Figure 3-18 Export the log file in .csv format

Chapter 4

Install Driver for the Board

4.1 Install USB Blaster III and USB to UART Driver

On the Atum A5 (Rev C) board, both the USB Blaster III (JTAG) and the dual USB-to-UART interfaces are integrated into a single FTDI chip (FT4232H) via the USB Type-C connector. Therefore, you only need to install the FTDI-based USB Blaster III driver to enable both the FPGA programming/debugging function and the UART communication for the HPS and System MAX10.

■ Installation Steps during Quartus Prime Installation

The easiest way to install the required drivers is during the Intel Quartus Prime software installation process.

1. Run the Intel Quartus Prime software installer.
2. In the final steps of the installation wizard, ensure that the "Install USB Blaster driver" and "Install UART FTDI driver" options are checked (See **Figure 4-1**).
3. Once the installation is complete, connect the Atum A5 board to your host PC using a USB Type-C cable and power on the board. Windows should automatically detect and install the drivers.




Figure 4-1 Install USB Blaster III and USB to UART Driver

■ Manual Installation (If drivers are not installed automatically)

If the drivers are not installed successfully, you can install them manually using the driver files provided in your Quartus Prime installation directory:

1. Connect the board to your host PC and power it on.
2. Open the Device Manager on your Windows PC. You might see unrecognized USB devices with a yellow warning icon.
3. Right-click the unrecognized device and select Update driver.
4. Choose Browse my computer for drivers.
5. Browse to the USB-Blaster III driver directory located within your Quartus installation path (typically <Quartus_Install_Path>\<version>\quartus\drivers\usb-blaster-iii).
6. Click Next to install the driver.

■ Verifying the Installation

To verify that both the USB Blaster III and UART drivers are installed correctly, open the Device Manager:

1. **For JTAG:** Expand the JTAG cables (or Universal Serial Bus controllers) category. You should see **USB Blaster III** listed (See **Figure 4-2**).
2. **For UART:** Expand the Ports (COM & LPT) category. You should see two USB Serial Port (COMx) devices. The port with the smaller COM number is connected to the HPS UART, while the port with the larger COM number is connected to the System MAX10 UART. (For example, if your system assigns **COM11** and **COM12**, **COM11** is for the HPS and **COM12** is for the System MAX10, see **Figure 4-2**).




Figure 4-2 USB Blaster III and UART Ports in the Device Manager

- For Linux Systems: For USB Blaster III driver installation instructions on Linux systems, please refer to the following link:
https://www.terasic.com.tw/wiki/Altera_USB_Blaster_III_Driver_Installation_Instructions

Chapter 5

Programming QSPI

Flash

The Atum A5 development board features an QSPI Flash memory connected to FPGA, allowing users to program their FPGA configuration files into the QSPI flash. This setup enables the FPGA's Secure Device Manager (SDM) to automatically load the configuration from QSPI Flash upon power-up. This chapter will describe the necessary tools, environment, and detailed steps involved in the programming process.

5.1 Programming Flow

Figure 5-1 below illustrates the components/software and programming flow for the entire programming process. The flow is as follows:

1. Users need to compile their projects in Quartus Prime to generate a stream file (.sof).
2. Next, use the **Quartus Prime Programming File Generator** to convert the .sof file into a .jic file.
3. Users can use the **Quartus Prime Programmer** on the host computer and the USB Blaster circuit on the Atum A5 to transfer the .jic file from the host to the FPGA on the Atum A5.
4. The FPGA's internal Secure Device Manager (SDM) then programs the received .jic file into the QSPI Flash through the Active Serial x4 interface.

Note : If users program their own project into the QSPI flash, the factory code in the QSPI flash will be erased, and the HPS GHRD-related data within will also be lost, preventing the HPS from booting. If HPS-related functionality is required, please

reprogram the factory flash or incorporate the HPS GHRD content into your design.




Figure 5-1 Programming Flow

5.2 Programming Steps with Batch Files

This section provides a guide on automating the conversion of your .sof (SRAM Object File) to .jic (JTAG Indirect Configuration File) format, and subsequently programming the .jic file into the QSPI flash memory, all through the use of batch files.

Terasic has pre-configured the necessary Quartus Prime commands within these batch files. This eliminates the need for users to manually launch the Quartus Prime software or input commands, significantly simplifying the programming process.

These convenient batch files are located in the following directory: `System CD\Demonstration\FPGA\LED_Blink\demo_batch\`

For a detailed overview of the files and their corresponding descriptions within this directory, please consult [Table 5-1](#).

Table 5-1 File Descriptions in demo_batch folder

File Name	Description
convert.bat	A batch script that automates the conversion of a .sof file to a .jic file.
flash_program.bat	A batch script designed to streamline the programming of a .jic file into the QSPI flash memory.
golden_top.jic	The .jic file generated from the conversion of golden_top.sof.
golden_top.sof	The source .sof file intended for conversion.
test.bat	A batch script used to download the .sof file directly to the FPGA.

Here are the steps for programming:

3. Copy the files in the following path to your host PC:
System CD\Demonstration\FPGA\LED_Blink\demo_batch
4. Rename the .sof file of your project to **golden_top.sof** and overwrite the existing file in demo_batch.
5. Execute **convert.bat** to convert **golden_top.sof** to **golden_top.jic**.
6. Verify that the MSEL Settings Switch on Atum A5 is set to AS mode (MSEL[2:0] = 3'b001) as shown in **Figure 5-2**.
7. Ensure that the USB blaster connector (J6) of your Atum A5 is connected to your host PC with a USB cable (see **Figure 5-3**) and that the board's power is turned on.
8. Execute **flash_program.bat**, wait for the programming to complete (see **Figure 5-4**), then you can restart the board's power to check if your project runs correctly.




Figure 5-2 SW4 for FPGA Configuration Mode



Figure 5-3 Power and USB cable connection for the board

```

C:\WINDOWS\system32\cmd.exe
G:\tmp\ax5soc\demo\led_blink\demo_batch>set project_jic="golden_top.jic"
G:\tmp\ax5soc\demo\led_blink\demo_batch>REM #####
G:\tmp\ax5soc\demo\led_blink\demo_batch>REM # Download sof file
G:\tmp\ax5soc\demo\led_blink\demo_batch>REM #####
G:\tmp\ax5soc\demo\led_blink\demo_batch>H:\intelFPGA_pro\24.1\quartus\bin64\jtagconfig.exe --setparam 1 JtagClock 16M
G:\tmp\ax5soc\demo\led_blink\demo_batch>H:\intelFPGA_pro\24.1\quartus\bin64\quartus_pgm.exe -m jtag -c 1 -o "pvi:golden_top.jic"
Info: *****
Info: Running Quartus Prime Programmer
Info: Version 24.1.0 Build 115 03/21/2024 SC Pro Edition
Info: Copyright (C) 2024 Intel Corporation. All rights reserved.
Info: Your use of Intel Corporation's design tools, logic functions
Info: and other software and tools, and any partner logic
Info: functions, and any output files from any of the foregoing
Info: (including device programming or simulation files), and any
Info: associated documentation or information are expressly subject
Info: to the terms and conditions of the Intel Program License
Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
Info: the Intel FPGA IP License Agreement, or other applicable license
Info: agreement, including, without limitation, that your use is for
Info: the sole purpose of programming logic devices manufactured by
Info: Intel and sold by Intel or its authorized distributors. Please
Info: refer to the Intel FPGA Software License Subscription Agreements
Info: on the Quartus Prime software download page.
Info: Processing started: Thu Mar 13 11:08:26 2025
Info: System process ID: 13936
Info: Command: quartus_pgm -m jtag -c 1 -o pvi:golden_top.jic
Info (213045): Using programming cable "Atum A5 Development Kit [USB-1]"
Info (213011): Using programming file golden_top.jic with checksum 0xE501E971 for device A5ED065BB32AR0#1
Info (209060): Started Programmer operation at Thu Mar 13 11:08:30 2025
Info (18942): Configuring device index 1
Info (18943): Configuration succeeded at device index 1
Info (19094): Erasing flash chip select 0 at device index 1
Info (19096): Programming flash chip select 0 at device index 1
Info (19097): Verifying flash chip select 0 at device index 1
Info (209011): Successfully performed operation(s)
Info (209061): Ended Programmer operation at Thu Mar 13 11:09:16 2025
Info: Quartus Prime Programmer was successful. 0 errors, 0 warnings
Info: Peak virtual memory: 1282 megabytes
Info: Processing ended: Thu Mar 13 11:09:16 2025
Info: Elapsed time: 00:00:50
Info: System process ID: 13936

```

Figure 5-4 Programmed successfully

5.3 Programming Steps with Quartus

GUI

This section explains how to use the Quartus Prime Programmer (GUI) to convert the jic file and program it into the QSPI Flash.

1. Open the Quartus Prime Programmer and select **File** → **Programming File Generator...** (see **Figure 5-5**).




Figure 5-5 Open the Programming File Generator

When the Programming File Generator window appears (as shown in **Figure 5-6**):

- Set Device Family to Agilex 5.
- Set Configuration Mode to Active Serial x4.
- In the **Output Files** tab / **Output Directory**, choose the desired path to save the .jic file. Do not use the default Quartus path as it may cause errors during file generation.
- In the **Output Files** tab, check the JTAG Indirect Configuration File (.jic) option.




Figure 5-6 Setting output file

In the **Input Files** tab, click **Add Bitstream...** and select the .sof file you wish to convert. Once selected, it will appear in the window(see **Figure 5-7**).




Figure 5-7 Setting input files

In the **Configuration Device** tab, click **Select...**. In the appeared **Select Devices** window, check **Agilex 5** and **A5ED065BB32A** for **Rev.C1 board (A5ED065BB32AR0 for Rev.C board)**, then click **OK** to complete the setup(see **Figure 5-8**).




Figure 5-8 Setting Flash loader

In the **Configuration Device** tab, click **Add Device...**. In the **Configuration Device** window, select **QSPI512** and then click **OK** to finish(see **Figure 5-9**).




Figure 5-9 Setting Configuration Device

Next, in the **Configuration Device** tab, select the newly added QSPI512 and click **Add Partition...** In the Add Partition window, choose the previously added .sof file under **Input File** and click **OK** to complete the setup(see **Figure 5-10**).




Figure 5-10 Setting Partition

Finally, click **Generate** to produce the .jic file(see **Figure 5-11**). When the window displays "Successfully generated output file(s)" (see **Figure 5-12**), it means the file conversion was successful.




Figure 5-11 Generate .jic file




Figure 5-12 Generated file successfully

2. Verify that the MSEL Settings Switch on Atum A5 is set to AS mode (MSEL[2:0] = 3'b001) as shown in **Figure 5-2**.

Ensure that the USB blaster connector (J6) of your Atum A5 is connected to your host PC with a USB cable (see **Figure 5-3**) and that the board's power is turned on.

3. Return to the **Quartus Prime Programmer** window. First, ensure that the USB Blaster is detected. If it is not, click **Hardware Setup** to select it (see **Figure 5-13**).




Figure 5-13 Setting USB blaster

Click **Auto Detect**. This command lists the devices attached to the board's JTAG chain(see Figure 5-14).




Figure 5-14 Detect FPGA device

Select the FPGA device that appears, then click Add File... to choose the .jic file to be programmed(see **Figure 5-15**).




Figure 5-15 Add .jic file

Enable the **Program/Configure** option for the MT25QU512 device corresponding to the added file. Click **Start** to program the selected file to the flash(see **Figure 5-16**).




Figure 5-16 Enable programming file

Programming is complete when progress reaches 100%. Power cycle the board to verify your design(see Figure 5-17).




Figure 5-17 .jic file programmed successfully

Chapter 6

Additional Information

6.1 Getting Help

Here are the addresses where you can get help if you encounter problems:

■ Terasic Technologies

No.80, Fenggong Rd., Hukou Township, Hsinchu County 303035. Taiwan

Email: support@terasic.com

Web: www.terasic.com

Atum A5 Web: agilex-som.terasic.com

■ Revision History

Date	Version	Changes
2024.07	Version B First publication	
2025.01	V1.0	Fix some textual errors.
2025.03	V1.1	Add ch.5 Programming QSPI Flash
2026.03	V2.0	1. UB2 to UB3 2. Modify USB to UART 3. Modify FPGA device