












Attention:

- Both JTAG and I2C signals are fixed at 3.3V.
- If the JTAG signals are not used on the daughter board, please short TDI with TDO (see Example 2).
- The voltage level of VTT and VREF is half the I/O voltage of the HSTC connector.
- Daughter board should supply power to VTT and VREF.
- Pin 2 must be connected to GND to enable the auto JTAG chain detection.

Example 2:



HSTC TO GPIO Daughter Board			
Size	Document Number	High Speed Teraic Connector (HSTC)	
C			Rev B
Date:	Thursday, April 03, 2014	Sheet	1 of 1