
REV	DATE	PAGES	DESCRIPTION
A0.2	08/14/13	All	Preliminary
A0.2	10/01/13	All	Changed clocking structure and renumbered
A	03/23/22	All	Change the connection of VDD, VDDA and VDDB of Clock Buffer (U1) from VADJ to VCC3P3 or VCC1P8

FMC Loopback



PAGE	DESCRIPTION
1	Title, Notes, Block Diagram, Rev. History
2	FMC System
3	Clocks


Copyright (c) 2022 by Terasic Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: **FMC Loopback Card**

Size: B | Document Number: Title, Notes, Block Diagram, Rev. History | Rev: A

Date: Tuesday, March 29, 2022 | Sheet 1 of 3


FMC



Copyright (c) 2022 by Terasic Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title	FMC Loopback Card	
Size B	Document Number FMC System	Rev A
Date: Tuesday, March 29, 2022	Sheet 2 of 3	

Clocks



Copyright (c) 2022 by Terasic Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title	FMC Loopback Card	
Size B	Document Number Clocks	Rev A
Date: Tuesday, March 29, 2022	Sheet 3 of 3	